參考文獻 |
[1] H. Iwai, “CMOS technology for RF application,” in Proc. 22nd Int. Conference Microelectronics, Vol. 1, 1999, pp. 27–34.
[2] M. Saito, M. Ono, R. Fujimono, H. animoto, N. Ito, T. Yoshitomi, T. Ohguro, H. S. Momose and H. Iwai, “0.15 ?m RF CMOS technology compatible with logic CMOS for low-voltage operation,” IEEE Trans. on Electron Devices, vol. 45, pp. 737-742, Mar. 1998.
[3] H. S. Momose, T. Ohguro, K. Kojima, S. Nakamura and Y. Toyoshima, “110 GHz cutoff frequency of ultra-thin gate oxide p-MOSFET on [110] surface-oriented si substrate,” in Technical Digest of VLSI Technology, 2002, pp. 156–157.
[4] A. I. A. Cunha, M. C. Schneider and C. G. Montoro, “An MOS transistor model for analog circuit design,” IEEE Journal of Solid-State Circuits, vol. 33, pp. 1510-1519. Oct. 1998.
[5] P. Gary and R. Meyer, “Future directions of silicon IC’s for personal communications”, in Proc. Custom Integrated Circuits Conf., pp. 83-90, 1995.
[6] M. Orshansky, J. An, C Jiang, B. Liu, C. Riccobene, and C. Hu, “Efficient generation of pre-silicon MOS model parameters for early circuit design”, IEEE Journal of Solid-State Circuit, vol. 36, pp. 156-159, 2001.
[7] BSIM3v3 Manual, Department of Electrical Engineering and Computer Science, University of California, CA, 1996
[8] J. J. Ou, X. Jin, I. Ma, C. Hu and P. R. Gray, “CMOS rf modeling for GHz communication IC’s”, 1998 Symposium on VLSI Technology Digest, pp. 94-95, 1998.
[9] W. Liu, R. Gharpurey, M. C. Chang, U. Erdogan, R. Aggarwal and J. P. Matta, “R.F. MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model”, IEEE IEDM Tech. Digest, pp. 309-312, 1997.
[10] S. Lee and H. K. Yu, “A new extraction method for BSIM3v3 model parameters of rf silicon MOSFETs”, IEEE 1999 Int. Conf. on Microelectronic Test Structures, Vol. 12, pp. 95-98, 1999.
[11] M. C. Ho, K. Green, R. Culbertson, J. Y. Yang, D. Ladwig and P. Ehnis, “A physical large signal Si MOSFET model for rf circuit design”, IEEE MTT-S Digest, pp. 391-394, 1997.
[12] P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuit, 2nd ed. New York: Wiley, 1984, p. 666.
[13] B. Razavi, Design of analog CMOS integrated circuits, McGraw-Hill Inc, New York, 2001.
[14] Y. Tsividis, Operation and modeling of the MOS transistor, McGraw-Hill Inc, New York, 1999.
[15] C. Y. Chang and S. M. Sze, ULSI Technology, McGraw-Hill Inc, New York, 1996.
[16] S. H. M. Jen, C. C. Enz, D. R. Pehlke, M. Schroter and B. J. Sheu, “Accurate modeling and parameter extraction for MOS transistors valid up to 10 GHz,” IEEE Trans. Electron Devices, vol. 46, pp. 2217-2227, 1999.
[17] E. Morifuji, H. S. Momose, T. Ohguro, T. Yoshitomi, H. Kimijima, F. Matsuoka, M. Kinugawa, Y. Katsumata and H. Iwai, “Future perspective and scaling down roadmap for RF CMOS,” in Dig. Tech. Papers VLSI Symp., pp. 163-164, 1999.
[18] Y. H. Wu, A. Chin, C. S. Liang and C. C. Wu, “The performance limiting factors as RF MOSFET’s scaling down,” in Proc. RF-IC Symp., pp. 151-155, 2000.
[19] C. H. Huang, C. H. Lai, J. C. Hsieh, J. Liu and A. Chin, “Rf noise in 0.18-?m and 0.13-?m MOSFETs,” IEEE Microwave and Wireless Components Lett.. vol. 12, pp. 464-466, 2002.
[20] P. H. Woerlee, M. J. Knitel, R. V. Langevelde, D. B. M. Klaassen, L. F. Tiemeijer, A. J. Scholten and A. T. A. Z. Duijnhoven, “RF CMOS performance trends,” IEEE Trans. Electron Devices, vol. 48, pp. 1776-1782, 2001.
[21] C. S. Kim, H. K. Yu, H. Cho, S. Lee and K. S. Nam, “CMOS layout and bias optimization for RF IC design applications,” IEEE MTT-S Digest, pp. 945-948, 1997.
[22] J. N. Burghartz, M. Hargrove, C. S. Webster, R. A. Groves, M. Keene, K. A. Jenkins, R. Logan and E. Nowak, “RF potential of a 0.18-?m CMOS logic device technology,” IEEE Trans. Electron Devices, vol. 47, pp. 864-870, 2000.
[23] B. Razavi, “Prospects of CMOS technology for high-speed optical communication circuits,” IEEE J. Solid-State Circuits, vol. 37, pp.1135-1145, Sept. 2002.
[24] BSIM3v3 manual, Department of electrical Engineering and Computer Sciences, University of California, Berkeley, 1996.
[25] S. Lee and H. K. Yu, “A semianalytical parameter extraction of a SPICE BSIM3v3 for RF silicon MOSFETs using S-parameter”, IEEE Trans. on Microwave Theory and Techniques, vol. 48, pp. 412-416, Feb. 2000.
[26] S. Lee and H. K. Yu, “A new extraction method for BSIM3v3 model parameters of RF silicon MOSFETs”, IEEE Microelectronic Test Structures Conference, pp. 95-98, Feb. 1999.
[27] T. Manku, M. Obrecht and Y. Lin, “RF simulations and physics of the channel noise parameters within MOS transistors”, in Proc. Custom Integrated Circuits Conference (CICC), pp. 369-372, 1999.
[28] F. M. Klaasen, “High frequency noise of the function field-effect transistor”, IEEE Trans. on Electron Devices, vol. 14, no. 7, pp.368-373, 1967.
[29] A. Cappy, A. Vanoverschelde, M. schortgen and G. Salmer, “Noise modeling in submicrometer-gate two dimensional electron-gas field effect transistor”, IEEE Trans. on Electron Devices, vol. 32, no. 11, pp. 2787-2795, 1985.
[30] A. A. Abidi, “High frequency noise measurements on FETs with small dimensions”, IEEE Trans. on Electron Devices, vol. 33, no. 11, pp. 1801-1805, Nov. 1986.
[31] A. J. Scholten, L. F. Tiemeijer, R. V. Langevelde, et al. “Noise Modeling for RF CMOS circuit simulation”, IEEE Trans. on Electron Devices, vol. 50, no. 3, pp. 618-632, Mar. 2003.
[32] B. Wang, J. R. Hellums and C. G. Sodini, “MOSFET thermal noise modeling for analog integrated circuits”, IEEE Journal of Solid-State Circuits, vol. 29, no. 7, pp. 833-835, July 1994.
[33] G. Dambrine, J. P. Raskin, F. Danneville, et al. “High frequency four noise parameters of silicon-on-indulator-based technology MOSFET for the design of low-noise RF integrated circuits”, IEEE Trans. on Electron Devices, vol. 46, no. 8, pp.1733-1741, Aug. 1999.
[34] S. Tedja, J. V. D. Spiegel and H. H. Williams, “Analytical and experimental studies of thermal noise in MOSFET’s”, IEEE Trans. on Electron Devices, vol. 41, pp. 2069-2075, Nov. 1994.
[35] A. Cappy, “Noise modeling and measurement techniques”, IEEE Trans. on Microwave Theory and Techniques, vol. 36, no. 1, pp. 1-10, Jan. 1998.
[36] A. Cappy, W. Heinrich, “High frequency FET noise performance: a new approach”, IEEE Trans. on Electron Devices, vol. 36, no. 2, pp.403-409, Feb 1989.
[37] J. J. Ou, X. Jin, C. Hu and P. R. Gray, “ Submicron CMOS thermal noise modeling from an RF perspective”, in Technical Digest of VLSI Technology, pp. 151-152, 1999.
[38] C. Enz, “MOS transistor modeling for RF integrated circuit design”, in Proc. Custom Integrated Circuits Conference (CICC), pp. 189-196, May 2000.
[39] H. Yoshimura et al., “A CMOS technology platform for 0.13 ?m generation SOC,” Tech. Digest VLSI Symp., pp. 144-145, 2000.
[40] T. Schiml et al., “A 0.13 ?m CMOS platform with Cu/low-k interconnects for system on chip applications,” Tech.Digest VLSI Symp., pp. 101-102, 2001.
[41] T. Schafbauer et al., “Integration of high-performance, low-leakage and mixed signal features into a 100 nm CMOS technology,” in Tech.Digest VLSI Symp., pp. 62-63, 2002.
[42] H. Cho and D. Burk, “A three-step method for the de-embedding of high frequency S-parameter measurements,” IEEE Trans. Electron Devices, vol. 38, pp. 1371-1375, 1991.
[43] S. H. Jen, C. C. Enz, D. R. Pehlke, M. Schroter and B. J. Sheu, “Accurate modeling and parameter extraction for MOS transistors valid up to 10-GHz”, IEEE Trans. Electron Devices, vol. 46, pp. 2217-2227, 1999.
[44] P. Andreani and S. Mattisson, “On the use of MOS varactors in RF VCO’s,” IEEE J. Solid-State Circuits, vol. 35, pp. 905-910, 2000.
[45] F. Svelto, P. Erratico, S. Manzini and R. Castello, “A metal-oxide-semiconductor varactor,” IEEE Electron Device Lett., vol. 20, pp. 164-166, 1999.
[46] S. S. Song and H. Shin, “A new RF model for the accumulation-mode MOS varactor,” IEEE MTT-S Digest, pp. 1023-1026, 2003.
[47] A. Hajimiri, and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE J. Solid-State Circuits, vol. 33, pp. 179-194, Feb. 1998.
[48] T. Oguro, H. Naruse, H. Sugaya, S. Nakamura, E. Morifuji, H. Kimijima, T. Yoshitomi, T. Morimoto, H. S. Momose, Y. Katsumata and H. Iwai, “High performance RF characteristics of raised gate/source/drain CMOS with Co salicide,” VLSI Tech. Dig., p.136-137, 1998.
[49] H. S. Momose, R. Fujimoto, S. Otaka, E. Morifuji, T. Ohguro, T. Yoshitomi, H. Kimijima, S. Nakamura, T. Morimoto, Y. Katsumata, H. Tanimoto and H. Iwai, “RF noise in 1.5 nm gate oxide MOSFETs and the evaluation of the NMOS LNA circuit integrated on a chip,” VLSI Tech. Dig., p.96-97, 1998.
[50] A. Chatterjee, et al., IEDM Tech. Dig., p.821, 1997.
[51] H. Fukui, “Optimal noise figure of microwave GaAs MESFETs,” IEEE Trans. Electron Devices, vol. ED-26, pp. 1032-1037, 1979.
[52] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, “A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors,” IEEE Trans. Electron Devices, vol. 37, pp. 654-665, 1990.
[53] L. K. J. Vandamme, X. Li, and D. Rigaud, “1/f noise in MOS devices, mobility or number fluctuations,” IEEE Trans. Electron Devices, vol. 41, pp. 1936-1945, 1994.
[54] J. Chang, A. A. Abidi, and C. R. Viswanathan, “ Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperatures,” IEEE Trans. Electron Devices, vol. 41, pp. 1965-1971, Nov. 1994.
[55] A. L. McWhorter, “1/f noise and germanium surface properties,” in Semiconductor Surface Physics. Philadelphia, PA: Univ. of Pennsylvania Press, 1957, p.207.
[56] A. J. Scholten, L. F. Tiemeijer, R. van Langevelde, R. J. Havens, A. T. A. Zegers-van Duijnhoven and V. C. Venezia, “Noise modeling for RF CMOS circuit simulation,” IEEE Trans. Electron Devices, vol. 50, pp. 618-632, 2003.
[57] F. N. Hooge, “1/f noise,” Physica, vol. 83B, pp. 14-23, 1976.
[58] R. Jayaraman and C. Sodini, “A 1/f noise technique to extract the oxide trap density near the conduction band edge of silicon,” IEEE Trans. Electron Devices, vol. 36, pp. 1773-1782, 1989.
[59] A. Hajimiri, and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE J. Solid-State Circuits, vol. 33, pp. 179-194, Feb. 1998.
[60] C. Samori, S. Levantino and V. Boccuzzi, “A –94 dBc/Hz@100kHz, fully-integrated, 5-GHz, CMOS VCO with 18% tuning range for Bluetooth applications,” in IEEE Custom Integrated Circuits Conf., pp. 201-204, 2001.
[61] S. L. J. Gierkink, S. Levantino, R. C. Frye, C. Samori, and V. Boccuzzi, “A low-phae-noise 5-GHz CMOS quadrature VCO using superharmonic coupling,” IEEE J. Solid-State Circuits, vol. 38, pp. 1148-1154, July 2003.
[62] B. Razavi, “A study of phase noise in CMOS oscillators,” IEEE Journal of Solid-State Circuit, vol. 31, pp. 331-343, 1996.
[63] D. B. Lesson, “A simple model of feedback oscillator noise spectrum,” in Proc. IEEE, vol. 54, Feb. 1966, pp.329-330
[64] T. H. Lee and A. Hajimiri, “Oscillator phase noise: a tutorial,” IEEE Journal of Solid-State Circuit, vol. 35, pp. 326-336, 2000.
[65] A. Hajimiri and T. H. Lee, “Design issues in CMOS differential LC oscillators,” IEEE J. Solid-State Circuits, vol. 34, pp. 716-724, 1999.
[66] J. Y. Chen, CMOS Devices and Technology for VLSI. Englewood Cliffs, NJ: Prentice-Hall, 1990.
[67] Y. Taur and T. K. Ning, “Fundamentals of modern VLSI Devices,” Cambridge University Press. pp. 188~189, 1998.
[68] K. K. O., N. Park and D. J. Yang, “1/f noise of NMOS and PMOS transistors and their implications to design of voltage controlled oscillators,” IEEE RF IC Sym., pp. 59-62, 2002.
[69] B. D. Muer, M. Borremans, M. Steyaert and G. L. Puma, “A 2-GHz low-phase-noise integrated LC-VCO set with flicker noise upconversion minimization,” IEEE J. Solid-State Circuits, vol. 35, pp. 1034-1038, 2000.
[70] J. Craninckx and M. Steyaert, “A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler,” IEEE J. Solid-State Circuits, vol. 30, pp. 1474-1482, 1995.
[71] D. Ham and A. Hajimiri, “Concepts and methods in optimization of integrated LC VCOs,” IEEE J. Solid-State Circuits, vol. 36, pp. 896-909, 2001.
[72] C. C. Hsiao, C. W. Kuo, C. C Ho and Y. J. Chan, “2.4 GHz voltage control oscillator and power amplifier monolithic microwave integrated circuits based on 0.25 ?m complementary metal-oxide-semiconductor technologies,” J. Vac. Sci. Technol., pp. 1034-1037, 2002.
[73] C. H. Wu, C. Y. Kuo and S. I. Liu, “Selective metal parallel shunting inductor and its VCO application,” Tech Digest Symposium VLSI Circuits, pp. 37-40, 2003.
[74] S. Vora and L. E. Larson,”Noise power optimization of monolithic CMOS VCOs,” in Digest of IEEE RF IC Symposium, pp.167-170, 1999.
[75] C. M. Hung, B. A. Floyd, N. Park and K. K. O, “Fully integrated 5.35-GHz CMOS VCOs and prescalers,” IEEE Trans. on Microwave Theory and Techniques, vol. 49, pp. 17-22, 2001.
[76] S. M. Yim, K. K. O, “Demonstration of a switched resonator concept in a dual-band monolithic CMOS LC-tuned VCO,” in Proc. Custom Integrated Circuits Conference (CICC), pp. 205-208, 2001.
[77] F. Herzel, H. Erzgraber and N. Ilkov, “A new approach to fully integrated CMOS LC-oscillators with a very large tuning range,” in Proc. Custom Integrated Circuits Conference (CICC), pp. 573-576, 2000.
[78] T. Sowlati, C. A. T. Salama, J. Sitch, G. Rabjohn, and D. Smith, “Low voltage, high efficiency GaAs class E power amplifiers for wireless transmitters,” IEEE J. Solid-State Circuits, vol. 30, pp. 1074-1080, Oct. 1995.
[79] Y. Tan, M. Kumar, J.K. O. Sin, L. Shi, and J. Lau, ”A 900-MHz Fully Integrated SOI power amplifier for single-chip wireless transceiver applications,” IEEE J. Solid-State Circuits, vol. 35, pp. 1481-1486, Oct. 2000.
[80] K. L. R. Mertens and M. S. J. Steyaert, “A 700-MHz 1-W Fully Differential CMOS Class-E Power Amplifier”, IEEE Journal of Solid-State Circuit, vol. 37, pp. 137-141, 2002.
[81] C. Yoo, Q. Huang, “A Common-Gate Switched 0.9-W Class-E Power Amplifier with 41% PAE in 0.25-?m CMOS”, IEEE Journal of Solid-State Circuit, vol. 36, pp. 823-830, 2001.
[82] K. C. Tsai and P. R. Gray, “A 1.9-GHz 1-W CMOS class-E power amplifier for wireless communications,” IEEE J. Solid-State Circuits, vol. 34, pp. 962-970, July 1999.
[83] N. O. Sokal and A. D. Sokal, “Class E, a new class of high-efficiency tuned single-ended power amplifiers,” IEEE J. Solid-State Circuits, vol. SC-10, pp. 168-176, June 1975.
[84] R. E. Zulinsky and J. W. Steadman, “Class E power amplifier and frequency multipliers with finite dc-feed inductance,” IEEE Trans. Circuits Syst., vol. CS-34, pp. 1074-1087, 1987. |