參考文獻 |
[1] G. Chang, A. Rofougaran, M .K. Ku, A. A. Abidi, and H. Samueli, “A low power CMOS digitally synthesized 0–13 Mhz agile sinewave generator,” in Digest of Technical Papers, ISSCC’94, 1994, pp. 32–33.
[2] “Parallel-input PLL frequency synthesizer MC145152-2,” Semiconductor technical data, Motorola, Inc., 1999.
[3] G. Chien and P. R. Gray, “A 900MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications”, IEEE J. Solid-State Circuits, vol. 35, no 12, pp. 1996-1999, Dec. 2000
[4] R. E. Best, Phase-Locked Loops: Design, Simulation, and Applications, McGraw-Hill Professional, fourth edition, 1999.
[5] Y. J. Jung, S. W. Lee, D. Shim, W. Kim and S. I. Cho, “A Dual-Loop Delay-Locked Loop Using Multiple Voltage-Controlled Delay Lines,” IEEE J. Solid-State Circuits, vol.36, no.5, pp. 784-791, May. 2001
[6] D. J. Foley and M. P. Flynn, “CMOS DLL-Based 2-V 3.2-ps Jitter 1-GHz Clock Synthesizer and Temperature-Compensated Tunable Oscillator,” IEEE J. Solid-State Circuits, vol.36, no.3, pp. 417-423, Mar. 2001.
[7] Y. Moon, J. Choi, K. Lee, D. K. Jeong and M. K. Kim, “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance,” IEEE J. Solid-State Circuits, vol.35, no.3, pp. 377-384, Mar. 2000.
[8] B.W. Garlepp, K. S. Donnelly, J. Kim, P. S. Chau, J. L. Zerbe, C. Huang, C. V. Tran, C. L. Portmann, D. Stark, Y. F. Chan, T. H. Lee, and M. A. Horowitz ,”A Portable Digital DLL for High-Speed CMOS Interface Circuits,” IEEE J. Solid-State Circuits, vol.34, no.5, pp. 632-644, May. 1999.
[9] H. H. Chang, J. W. Lin, C. Y. Yang, and S. I. Liu,” A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle,” IEEE J. Solid-State Circuits, vol.37, no.8, pp. 1021-1027, Aug. 2002.
[10] S. Sidiropoulos, and M. A. Horowitz, “A Semidigital Dual Delay-Locked Loop,” IEEE J. Solid-State Circuits, vol.32, no.11, pp. 1683-1692, Nov. 1997.
[11] Y. L. Lo, “Design of Delay-Locked Loop with Fast-Lock and Wide-Range Operation,” M.S. thesis, Tamkang University, 2003.
[12] George Chien, “Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Applications,” Ph.D. thesis, University of California at Berkeley, 2000.
[13] Ming-Ju Edward Lee, “An Efficient I/O and Clock Recovery Design for Terabit Integrated Circuit,” Ph.D., Dissertation, Stanford University, 2001.
[14] T. C. Weigandt, “Low-Phase-Noise, Low-Timing-Jitter Design Techniques for Delay Cell Based VCOs and Frequency Synthesizers,” Ph.D. Thesis, Memorandum No. UCB/ERL M98/5, Electronics Research Lab, U.C. Berkeley, 1998.
[15] T. Weigandt, B. Kim, and P. R. Gray, “Analysis of Timing Jitter in CMOS Ring Oscillators,” Intl. Symposium on Circuits and Systems (ISCAS), June, 1994.
[16] B. Kim, T. Weigandt, and P. R. Gray, “PLL / DLL System Noise Analysis for Low Jitter Clock Synthesizer Design,” Intl. Symposium on Circuits and Systems (ISCAS), June, 1994.
[17] F. G. Stremler, Introduction to Communication Systems, Third Edition, Addison Wesley, 1990.
[18] A. Leon-Garcia, Probability and Random Processes for Electrical Engineering, Addison Wesley, 1989.
[19] P. Z. Peebles Jr., Probability, Random Variables, and Random Signal Principles, McGraw Hill, 1993.
[20] B. Picinbono, Random Signals and Systems, Prentice Hall, 1993.
[21] G. Chien and P. R. Gray, “A 900-MHz local oscillator using DLL-based frequency multiplier technique for PCS applications”, IEEE J. Solid-State Circuits, vol.35, pp. 1996-1999, Dec. 2000.
[22] Aguiar, R.L.; Santos, D.M., “Oscillatorless clock multiplication”, IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, pp.630-633, May 2001.
[23] D. J. Foley and M. P. Flynn, “CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer clock synthesizer and temperature-compensated tunable oscillator,” IEEE J. Solid-State Circuits, vol. 36, pp. 417-423, Mar. 2001
[24] Chua-Chin Wang; Yih-Long Tseng; Hsien-Chih She; Hu, R., “A 1.2 GHz programmable DLL-based frequency multiplier for wireless applications”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, pp. 1377-1381, Dec. 2004.
[25] C. Kim, I. C. Hwang, Steve Kang. “ A Low-Power Small-Area ±7.28-ps-Jitter 1-GHz DLL-Based Clock Generator”, IEEE J. Solid-State Circuits, vol. 37, pp. 1414-1420, Nov. 2002
[26] S. Kim, K. Lee, Y. Moon, D. K. Jeong, Y. Choi, and H. K. Kim, “A 960- Mb/s/pin interface for skew-tolerant bus using low jitter PLL,” IEEE J. Solid-State Circuits, vol. 32, pp. 691–700, May 1997.
[27] H. O. Johansson, “A simple precharged CMOS phase frequency detector,” IEEE J. Solid-State Circuits, vol. 33, pp. 295–299, Feb. 1998.
[28] J. Yuan and C. Svensson, “ Fast CMOS nonbinary divider and counter,” Electronic Letters, vol. 29, pp. 1222-1223, June 1993.
[29] Seong-Jun Song; Sung Min Park; Hoi-Jun Yoo; “A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique”, IEEE J. Solid-State Circuits, Volume: 38 , Issue: 7, July 2003, Pages:1213-1219
[30] J. W. Lin, “Design and Realization of Analog Delay-Locked Loops”, M.S. thesis, National Taiwan University, 2001.
[31] S. P. Chen, “Design and Implementation of a 3.125-Gb/s Clock Data Recovery Circuit”, Ph.D. thesis, National Taiwan University, 2003.
[32] William Shing Tak Yan, Howard Cam Luong, “A 900-MHz CMOS Low-Noise -Phase-Noise Voltage-Controlled Ring Oscillator”, IEEE Transactions on Circuit and System, vol. 48, pp. 216-221, Feb 2001.
[33] J. Lee and B. Kim, “A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive bandwidth Control”, IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1137-1145, Aug. 2000.
[34] Hong-Gee Huang, “Transmission Line Termination Methodology for Digital Signal Transmission,” M.S. thesis, National Central University, 1999.
[35] Shao-Ming Chang, “A 2.5V, 0.35um, 2.5Gbps transceiver design,” M.S. thesis, National Central University, 2001. |