參考文獻 |
參考文獻資料
[1] Fariborz Assaderaghi et al., ‘‘Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra Low Voltage VLSI,’’ IEEE Trans. Electron Device, vol. 44, no. 3, pp. 414-422, 1997.
[2] Fariborz Assaderaghi, et al., ‘‘A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra Low Voltage Operation,’’ IEEE Electron Device Lett., vol 15, no. 12, pp. 510-512, 1994.
[3] Fariborz Assaderaghi, ‘‘DTMOS: Its Derivatives and Variations, and Their Potential Applications,’’ The 12th International Conference on Microelectronics, pp. 9-10, 2000.
[4] Fariborz Assaderaghi et al., ‘‘A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra Low Voltage Operation,’’ IEDM Tech. Dig., pp. 809-812, 1994.
[5] G. W. Taylor, ‘‘Subthreshold conduction in MOSFETs,’’ IEEE Trans. Electron Devices, vol. ED-25, pp. 337, 1978.
[6] R. R. Troutman, ‘‘VLSI limitations from drain-induced barrier lowering,’’ IEEE J. Solid-State Circuits, vol. SC-14, pp. 383, 1979.
[7] V. P. Kesan, et al., ‘‘High performance 0.25um p-MOSFET’s with silicon-germanium channels for 300K and 77K operation,’’ IEDM Tech. Dig., pp. 25, 1991.
[8] S. Verdonckt-Vanderbroek, et al., ‘‘SiGe channel hetero-junction p-MOSFET’s,’’ IEEE Trans. Electron. Devices, vol. 41, no. 90, 1994.
[9] P. W. Li, et al., ‘‘SiGe pMOSFET’s with Gate Oxide Fabricated by Microwave Electron Cyclotron Resonance Plasma Processing,’’ IEEE Electron Device Lett., vol. 15, pp. 402-405, 1994.
[10] Robert J. P. Lander et al., ‘‘High Hole Mobilities in Fully-Strained Si1-xGex Layers(0.3
="" [11]="" 石靖節,“應變型矽鍺通道金氧半電晶體之研究”,碩士論文,國立中央大學,民國92年。
="" [12]="" 郭添賞,“高速低功率p型矽鍺金氧半電晶體之研究”,碩士論文,國立中央大學,民國92年。
="" [13]="" 陸新起,="" ‘‘矽鍺(sige)技術與應用,="" ’’電子月刊,九卷四期,="" pp.147-159,="" 2003.
="" [14]="" 林鴻志,="" ‘‘奈米金氧半電晶體元件技術發展驅勢(iii),’’="" 奈米通訊,="" 七卷三期,="" pp.="" 1-4,="" 2000.
="" [15]="" akira="" asai="" junko="" sato-iwanaga,="" et="" al.,="" ‘‘low-frequency="" noise="" characteristics="" in="" channel="" heterostructure="" dynamic="" threshold="" pmosfet(hdtmos)’’,="" iedm,="" pp.35-38,="" 2002.
="" [16]="" g.="" w.="" taylor,="" ‘‘subthreshold="" conduction="" mosfets,’’="" electron="" ed-25,="" 337,="" 1978.
="" [17]="" ben="" streetman,="" sanjay="" banerjee,="" ‘‘solid="" state="" electronic="" devices,’’="" chapter="" 6,="" [18]="" yan.="" r.="" h.,="" ourmazd,="" a.,="" lee,="" k.="" f.,="" ‘‘from="" bulk="" to="" soi="" bulk,’’="" ed-39,="" 1704-1710,="" 1992.
="" [19]="" j.="" y.="" tsai="" al,="" ‘‘dibl="" considerations="" of="" extended="" drain="" structure="" 0.1="" um="" device="" lett.,="" edl-17,="" 331,="" 1996.
="" [20]="" taur="" ‘‘25nm="" cmos="" design="" considerations,’’="" iedm="" tech.="" digest,="" 789,="" 1998.
="" [21]="" t.="" –j.="" king="" ‘‘electrical="" properties="" heavily="" doped="" polycrystalline="" silicon-germanium="" films,’’="" tran.="" ed-41,="" 228,="" 1994.
="" [22]="" people="" c.="" bean,="" ‘‘band="" alignments="" coherently="" strained="" gexsi1-x="" si="" heterostructures="" on="" <001=""> GeySi1-y substrates,’’ Appl. Phys. Lett., vol. 48, pp. 538, 1986.
[23] T. –J. King et al., ‘‘A polycrystalline-Si1-xGex-gate CMOS technology,’’ proc. IEDM, pp. 253, 1990.
[24] V. E. Houtsma et al., ‘‘Stress-induced leakage current in p+ poly MOS capacitors with poly-Si and poly-Si0.7Ge0.3 gate material,’’ IEEE Electron Device Lett., EDL-20, pp. 314, 1999.
[25] S. A. Campbell et al., ‘‘MOSFET Transistors Fabricated With High Permitivity TiO2 Dielectrics,’’ IEEE Trans. Electron Device, ED-44, pp. 104-109, 1997.
[26] Y. V. Ponomarev et al., ‘‘Gate-workfunction engineering using ploy-(Si,Ge) for high-performance 0.18um CMOS technology,’’ IEDM Tech. Digest, pp. 829, 1997.
[27] C. Isheden et al., ‘‘MOSFETs with Recessed SiGe Source/Drain Junctions Formed by Selective Etching and Growth,’’ Electrochemical and Solid-State Letters, pp. G53-G55, 2004.
[28] R. People, ‘‘Indirect band gap of coherently strained GexSi1-x bulk alloys on <001> silicon substrates,’’ Phys. Rev, vol. B32, pp. 1405, 1985.
[29] T. –J. King et al., ‘‘A low-temperature (≦500oC) silicon-germanium MOS thin-film transistor technology for large-area electronics,’’ Proc. IEDM, pp. 567, 1991.
[30] S. Gannavaram et al., ‘‘Low Temperature (≦800oC) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS,’’ IEDM Tech. Digest, pp. 437, 2000.
[31] 廖偉明,“高效能矽鍺互補型金氧半電晶體之研製”,碩士論文,國立中央大學,民國91年。
[32] 蔡文洲,“矽鍺異質源/汲極結構與pn二極體之研製’’,碩士論文,國立中央大學,民國93年。
[33] J. W. Coburn, and E. Kay, ‘‘Some Chemical Aspects of Fluorocarbon Plasma Etching of Silicon and Its Compounds,’’ Solid State Technol., pp. 117, 1979.
[34] J. W. Coburn, ‘‘Surface-science Aspects of Plasma-assisted Etching,’’ Appl. Phys. A, vol. A59, pp. 451, 1994.
[35] M. M. Millard, and E. Kay, ‘‘Difluocarbene Emission Spectra from Fluorocarbon Plasmas and Its Relationship to Fluorocarbon Polymer Formation,’’ J. Electrochem. Soc., pp. 160, 1982. |