醫療植入通訊服務頻帶射頻前端接收電路之研製

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：49

、訪客IP：3.21.244.95

姓名

許豐麟(Feng-lin Shiu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

醫療植入通訊服務頻帶射頻前端接收電路之研製
(The Implementation of RF Front-End Receiving Circuits for Medical Implant Communication Service Band)

相關論文

★ 應用於筆記型電腦數位電視單極天線之研製	★ 應用於數位機上盒與纜線數據機之電纜多媒體傳輸標準多工濾波器
★ 印刷共面波導饋入式多頻帶與超寬頻天線設計	★ 微波存取全球互通頻段前向匯入式功率放大器與高效率Class F類功率放大器暨壓控振盪器電路之研製
★ 應用於矽基功率放大器與混頻器之傳輸線型變壓器研究	★ 應用於V-頻段射頻收發機前端電路之低功耗源極注入式混頻器之研製
★ 應用積體電路上方後製程與整合被動元件於互補式金氧半導體製程之系統封裝研究	★ 應用fT-倍頻電路架構於毫米波壓控振盪器與注入鎖定除頻器之研製
★ 應用傳輸線型變壓器於X/K–Ka/V頻段全積體整合之寬頻互補式金氧半導體功率放大器研製	★ 應用於K / V 頻段低功耗混頻器之研製
★ 應用於K/V頻段之低功耗CMOS低雜訊放大器之研究	★ 應用於5-GHz CMOS射頻前端電路之低電壓自偏壓式混頻器與高線性化功率放大器之研製
★ 應用於 K 頻段射頻接收機之寬頻低功耗 CMOS 低雜訊放大器之研製	★ 應用磁耦合變壓器於K頻段之低功耗互補式金氧半導體壓控振盪器研製
★ 應用於K頻段之單向化全積體整合功率放大器與應用於V頻段之寬頻功率放大器研製	★ 應用於C/X頻段全積體整合之互補式金氧半導體寬頻低功耗降頻器與寬頻功率混頻器之研製

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本論文係以TSMC 0.18 μm CMOS製程，研製應用於醫療植入通訊系統射頻接收機前端電路，主要設計電路包含轉導提升機制的低雜訊放大器，與低功率消耗低雜訊放大器，轉導級輸入匹配的混頻器，與一個利用本地振盪源作為轉導放大的低功率消耗混頻器，以及一低雜訊放大器結合混頻器組成的接收機電路，與變壓器回授振盪器。
第一部分為兩個低雜訊放大器之研製。轉導提升放大器，在電晶體閘極與源極間加入一反相增益，利用電容交錯耦合電路設計來達到轉導提升的效果，量測得到11.84 dB的增益，輸入與輸出返回損耗都小於-10 dB，雜訊指數為4.11 dB，輸入1 dB壓縮點為-26 dBm，核心電路功率消耗為1.74 mW。另一為低功率消耗低雜訊放大器，結合並聯回授放大器和共閘極放大器，並使用電晶體疊接方式重複利用電流來達到省電效果，由量測結果得到10.37 dB的增益，輸入與輸出返回損耗都小於-10 dB，雜訊指數為4.77 dB，輸入1 dB壓縮點為-25 dBm，核心電路功率消耗為0.51 mW。
第二部分為混頻器之研製。轉導級輸入匹配混頻器，利用調整電晶體大小與負載電阻達到阻抗匹配。量測得到轉換增益為5.57 dB，輸入1 dB壓縮點為-11.5 dBm，三階交互調變交叉點為3 dBm，本地振盪源至中頻與射頻隔離度皆大於49 dB，射頻至中頻隔離度大於39 dB，核心電路功率消耗為2.88 mW。低功率消耗混頻器利用本地振盪源作轉導放大，並重複利用電流節省功率消耗，量測得到轉換增益為10.2 dB，輸入1 dB壓縮點為-13 dBm，三階交互調變交叉點為-2.5 dBm，本地振盪至中頻與射頻隔離度皆大於48 dB，射頻至中頻隔離度大於47 dB，核心電路功率消耗為0.98 mW。接收機電路，利用低功率消耗低雜訊放大器，結合混頻器組成一接收機電路，量測得到轉換增益為19.74 dB，此時輸入返回損耗為-7.9 dB而輸出返回損耗為-24.5 dB，雜訊指數為7.02 dB，輸入1 dB壓縮點為-24 dBm，三階交互調變交叉點為-13 dBm，本地振盪至中頻與射頻隔離度皆大於72 dB，射頻至中頻隔離度大於28 dB，核心電路功率消耗為1.65 mW。
第三部分為壓控振盪器之研製。利用變壓器耦合達到低電壓操作。由量測結果可知，在離主頻1 MHz之相位雜訊為-137.37 dBc/Hz，輸出功率在沒有扣除接線損耗為-5.66 ~ -4.76 dBm，核心電路功率消耗為1.23 mW，而優化指標為-188.33 dBc/Hz。

摘要(英)

This paper investigates RF receiver front-end circuits for Medical Implant Communication Service (MICS). A 0.18 μm TSMC CMOS technology was adopted to implement the following circuits, gm-boosting low noise amplifier, low power consumption low noise amplifier, input impedance match mixer, low power consumption mixer, receiver circuit (LNA + Mixer), and voltage controlled oscillator.
The first section is the design of two low noise amplifiers; An inverse gain between transistor’s gate and source was used to amplify the transconductance gm. Thus, this gm-boosting technique was used in LNA by adding cross couple capacitors. The measured gain is 11.84 dB with input and output return losses lower than 10 dB. The obtained noise figure and P1dB are 4.11 dB and -26dBm, respectively. The power dissipation of the circuit core is only 1.74 mW. In another LNA, the current reuse technique was applied for low power consumption. The shunt-feedback amplifier (SFB) and common-gate amplifier (CG) were combined to obtain a high gm. The measured gain is 10.37 dB with input and output return losses lower than 10 dB. The obtained noise figure and P1dB are 4.77 dB and -25 dBm, respectively. The power dissipation of the circuit core is only 0.51 mW.
The second section describes the design of two mixers and a receiver. The size of transistors and resistors are optimized for the input impedance match without using huge area inductor. The measured conversion gain is 5.57 dB at 403.5 MHz. And the obtained P1dB and IIP3 are -11.5 dBm, and 3 dBm, respectively. The achieved isolations of LO_RF, LO_IF are better than -30 dB, and the RF_IF isolation is lower than -39 dB. The power dissipation of the circuit core is 2.88 mW. In another mixer, the local power is amplified to obtain the higher conversion gain. The current reuse technique was used to lower the power consumption. The measured conversion gain is 10.2 dB at 403.5 MHz. The obtained P1dB and IIP3 are -11.5 dBm, and 3 dBm, respectively. The achieved isolations of LO_RF, LO_IF are lower than -48 dB, and the RF_IF isolation is lower than -47 dB. The power dissipation of the circuit core is only 0.98 mW. Finally, LNA and mixer were combined to be a receiver. The measured conversion gain is 19.74 dB at 403.5 MHz. The noise figure is 7.02 dB with the input/output return losses of 7.9 dB and 24.5 dB. The obtained P1dB and IIP3 are -24 dBm, and -13 dBm, respectively. The achieved LO_RF, LO_IF isolations are lower than -72 dB, and the isolation RF_IF is lower than -28 dB. The power dissipation of the circuit core is only 1.65 mW.
The third section describes the design of a voltage controlled oscillator. The transformer feedback was adopted to achieve low supply voltage. From the measurement the oscillation frequency of the designed VCO is 393.5 MHz with a phase noise of -137.37 dBc/Hz at 1 MHz offset. The output power of VCO with cable loss is -5.66 ~ -4.76 dBm. The power consumption of VCO is 1.23 mW with an excellent Figure-of-Merit (FOM) of -188.33 dBc/Hz.

關鍵字(中)

★ 低功耗
★ 振盪器
★ 混頻器
★ 低雜訊放大器

關鍵字(英)

★ Mixer
★ LNA
★ low power consumption
★ VCO

論文目次

中文摘要 ............................................................................................................... I
英文摘要 ............................................................................................................. III
致謝 ...................................................................................................................... V
目錄 ................................................................................................................... VII
圖目錄 ................................................................................................................ IX
表目錄 .............................................................................................................. XIII
第一章緒論 ..................................................................................... 1
1-1 研究動機 ................................................................................................ 1
1-2 研究成果 ................................................................................................ 2
1-3 章節簡述 ................................................................................................ 2
第二章低雜訊放大器 ...................................................................... 3
2-1 低雜訊放大器簡介 ................................................................................. 3
2-2 低雜訊放大器之重要參數與MOS 電晶體雜訊 .................................... 3
2-2-1 低雜訊放大器之重要參數 ........................................................... 3
2-2-2 MOS 電晶體雜訊 ......................................................................... 6
2-3 轉導提升低雜訊放大器 .......................................................................... 8
2-3-1 轉導提升低雜訊放大器架構 ....................................................... 8
2-3-2 轉導提升低雜訊放大器模擬與量測結果 .................................. 11
2-3-3 轉導提升低雜訊放大器結果討論 ............................................. 16
2-4 低功率消耗低雜訊放大器 .................................................................... 16
2-4-1 低功率消耗低雜訊放大器架構 ................................................. 16
2-4-2 低功率消耗低雜訊放大器模擬與量測結果 .............................. 21
2-4-3 低功率消耗低雜訊放大器結果討論 ......................................... 25
第三章混頻器 ............................................................................... 27
3-1 混頻器簡介 ........................................................................................... 27
3-2 混頻器之重要參數 ............................................................................... 27
3-3 轉導級輸入匹配混頻器 ........................................................................ 30
3-3-1 轉導級輸入匹配混頻器架構 ..................................................... 30
3-3-2 轉導級輸入匹配混頻器模擬與量測結果 .................................. 32
3-3-3 轉導級輸入匹配混頻器結果討論 ............................................. 38
3-4 應用於MICS 低功率消耗混頻器 ........................................................ 38
3-4-1 應用於MICS 低功率消耗混頻器架構 ...................................... 38
3-4-2 應用於MICS 低功率消耗混頻器模擬與量測結果 .................. 42
3-4-3 應用於MICS 低功率消耗混頻器結果討論 .............................. 47
3-5 應用於MICS 接收機 ............................................................................ 48
3-5-1 應用於MICS 接收機架構 ......................................................... 48
3-5-2 應用於MICS 接收機模擬與量測結果 ...................................... 49
3-5-3 應用於MICS 接收機結果討論 ................................................. 55
第四章壓控振盪器 ........................................................................ 57
4-1 壓控振盪器簡介 ................................................................................... 57
4-2 壓控振盪器之重要參數 ........................................................................ 57
4-3 變壓器回授振盪器 ............................................................................... 58
4-4 變壓器回授振盪器模擬與量測結果 .................................................... 63
4-5 變壓器回授振盪器結果討論 ................................................................ 67
第五章結論 ................................................................................... 68
5-1 結論 ..................................................................................................... 68
5-2 未來期許與研究方向 .......................................................................... 69
參考文獻 ............................................................................................................ 70

參考文獻

[1] F. Gatta, E. Sacchi, F. Svelto, P. Vilmercati, R. Castello, “A 2-dB noise figure 900-MHz differential CMOS LNA,” IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1444-1452, Oct 2001.
[2] F. Bruccoleri, E.A.M. Klumperink, B. Nauta, “Noise cancelling in wideband CMOS LNAs,” IEEE International Solid-State Circuits Conference, vol. 1, pp. 406-407, Feb 2002.
[3] E. Zencir, N.S. Dogan, E. Arvas, “A low-power 435-MHz SOI CMOS LNA and mixer,” Microwave Symposium Digest, IEEE MTT-S International, vol. 1, pp. 555-558, June 2003.
[4] Namsoo Kim, V. Aparin, K. Barnett, C. Persico, “A cellular-band CDMA 0.25-μm CMOS LNA linearized using active post-distortion,” IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1530-1534, July 2006.
[5] F. Zhang, P.R. Kinget, “Low-power programmable gain CMOS distributed LNA,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1333-1343, June 2006.
[6] Keng Leong Fong, C.D. Hull, R.G. Meyer, “A class AB monolithic mixer for 900-MHz applications,” IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1166-1172, Aug 1997.
[7] Wang-Chi Cheng, Cheong-Ft Chan, Chiu-Sing Choy, Kong-Pang Pun, “A 1.2 V 900 MHz CMOS mixer,” Circuits and Systems, ISCAS IEEE International Symposium on, vol. 5, pp. 365-368, May 2002.
[8] Shuenn-Yuh Lee, Ming-Feng Huang, C.J. Kuo, “Analysis and implementation of a CMOS even harmonic mixer with current reuse for heterodyne/direct conversion receivers,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 52, no. 9, pp. 1741-1751, Sept 2005.
[9] E. Zencir, N.S. Dogan, E. Arvas, “A low-power UHF RF frontend for a low-IF receiver,” ASIC/SOC Conference, Annual IEEE International, pp. 331-335, Sept 2002.
[10] Adiseno, M. Ismail, H. Olsson, “A wide-band RF front-end for multiband multistandard high-linearity low-IF wireless receivers,” IEEE J. Solid-State Circuits, vol. 37, no. 9, pp.1162-1168, Sep 2002.
[11] Trung-Kien Nguyen, Sang-Gug Lee, Dong-Kyun Kang, “A 900 MHz CMOS RF Direct Conversion Receiver Front-end with 3-dB NF and 30-KHz 1/f Noise Corner,” Asian Solid-State Circuits Conference, pp. 349-352, Nov 2005.
[12] A. Amer, E. Hegazi, H.F. Ragaie, “A 90-nm Wideband Merged CMOS LNA and Mixer Exploiting Noise Cancellation,” IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 323-328, Feb 2007.
[13] M.A. Margarit, Joo Leong Tham, R.G. Meyer, M.J. Deen, “A low-noise, low-power VCO with automatic amplitude control for wireless applications,” IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 761-771, June 1999.
[14] C.M. Hung, K.K.O, “A packaged 1.1-GHz CMOS VCO with phase noise of -126 dBc/Hz at a 600-kHz offset,” IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 100-103, June 2000.
[15] K. Kwok, H.C. Luong, “Ultra-low-Voltage high-performance CMOS VCOs using transformer feedback,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 652-660, Mar 2005.
[16] Seong-Mo Yim, K.K.O, “Switched resonators and their applications in a dual-band monolithic CMOS LC-tuned VCO,” Microwave Theory and Techniques, IEEE Transactions on, vol. 54, no. 1, pp. 74-81, June 2006.
[17] L.H. Lu, H.H. Hsieh, Y.T. Liao, “A Wide Tuning-Range CMOS VCO With a Differential Tunable Active Inductor,” Microwave Theory and Techniques, IEEE Transactions on, vol. 54, no. 9, pp. 3462-3468, Sept 2006.
[18] A. Amer, E. Hegazi, H. Ragai, “A Low-Power Wideband CMOS LNA for WiMAX,” Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 54, no. 1, pp. 4-8, Jan 2007.
[19] S.B.T. Wang, A.M. Niknejad, R.W. Brodersen, “Design of a Sub-mW 960-MHz UWB CMOS LNA,” IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2449-2456, Nov 2006.
[20] F. Bruccoleri, E.A.M. Klumperink, B. Nauta, “Generating all two-MOS-transistor amplifiers leads to new wide-band LNAs,” IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1032-1040, July 2001.
[21] E.A.M. Klumperink, S.M. Louwsma, G.J.M. Wienk, B. Nauta, “A CMOS switched transconductor mixer,” IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1231-1240, Aug 2004.
[22] Kung-Hao Liang, Hong-Yeh Chang, Yi-Jen Chan, “A 0.5–7.5 GHz Ultra Low-Voltage Low-Power Mixer Using Bulk-Injection Method by 0.18- μm CMOS Technology,” Microwave and Wireless Components Letters, IEEE, vol. 17, no. 7, pp.531-533, July 2007.
[23] Hanil Lee, S. Mohammadi, “A 500uW 2.4GHz CMOS Subthreshold Mixer for Ultra Low Power Applications,” Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE, pp.325-328, June 2007.
[24] Ta-Tao Hsu, Chien-Nan Kuo, “Low voltage 2mW 6~10.6-GHz ultra-wideband CMOS mixer with active balun,” Circuits and Systems, ISCAS. Proceedings. IEEE International Symposium on, pp.5704-5707, May 2006.
[25] Ho Suk Kang, Sang Geun Lee, Choi, Byoung Gun, Chul Soon Park, “A New Switching Technique for Low Power Mixer with Body Terminal,” Radio and Wireless Symposium, IEEE, pp.439-441, Jan 2007.
[26] K. Hoshino, E. Hegazi, J.J. Rael, A.A. Abidi, “A 1.5V, 1.7mA 700 MHz CMOS LC oscillator with no upconverted flicker noise,” Solid-State Circuits Conference, ESSCIRC. Proceedings of the 27th European, pp.337-340, Sept 2001.
[27] A. Tekin, E. Zencir, D. Huang, W. Liu, N.S. Dogan, “A 700-MHz VCO using high-Q silicon on insulator (SOI) inductors,” Radio and Wireless Symposium, IEEE, pp.427-429, Jan 2006.
[28] Soens C, Van der Plas G, Wambacq P, Donnay S, “Substrate noise immune design of an LC-tank VCO using sensitivity functions,” Custom Integrated Circuits Conference, Proceedings of the IEEE, pp.477-480, Sept 2005.
[29] D. Guermandi, P. Tortori, E. Franchi, A. Gnudi, “A 0.83-2.5-GHz continuously tunable quadrature VCO,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2620-2627, Dec 2005.
[30] N. Itoh, B. De Muer, M. Steyaert, “Low supply voltage fully integrated CMOS VCO with three terminals spiral inductor,” Solid-State Circuits Conference, Proceedings of the 25th European, pp. 194-197, Sept 1999.
[31] 梁可駿, “以脈衝靈敏函數分析壓控振盪器之相位雜訊特性與K頻段差動低雜訊放大器之研製,” 國立中央大學電機工程研究所碩士論文, 2007.

指導教授

邱煥凱(Hwann-Kaeo Chiou)

審核日期

2008-10-14

推文