矽鍺P型通道電晶體於外加單軸應力下之溫度效應分析

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：30

、訪客IP：18.191.147.146

姓名

劉汶德(wen-te Liu) 查詢紙本館藏

畢業系所

電機工程學系在職專班

論文名稱

矽鍺P型通道電晶體於外加單軸應力下之溫度效應分析
(Analysis of Temperature Effect for SiGe-Channel pMOSFETs with Uniaxial Strain)

相關論文

★ 電子式基因序列偵測晶片之原型	★ 增強型與空乏型砷化鋁鎵/砷化銦鎵假晶格高電子遷移率電晶體: 元件特性、模型與電路應用
★ 使用覆晶技術之微波與毫米波積體電路	★ 注入增強型與電場終止型之絕緣閘雙極性電晶體佈局設計與分析
★ 以標準CMOS製程實現之850 nm矽光檢測器	★ 600 V新型溝渠式載子儲存絕緣閘雙極性電晶體之設計
★ 具有低摻雜Ｐ型緩衝層與穿透型Ｐ＋射源結構之600V穿透式絕緣閘雙極性電晶體	★ 雙閘極金氧半場效電晶體與電路應用
★ 空乏型功率金屬氧化物半導體場效電晶體設計、模擬與特性分析	★ 高頻氮化鋁鎵/氮化鎵高速電子遷移率電晶體佈局設計及特性分析
★ 氮化鎵電晶體 SPICE 模型建立與反向導通特性分析	★ 加強型氮化鎵電晶體之閘極電流與電容研究和長時間測量分析
★ 新型加強型氮化鎵高電子遷移率電晶體之電性探討	★ 氮化鎵蕭特基二極體與高電子遷移率電晶體之設計與製作
★ 整合蕭特基p型氮化鎵閘極二極體與加強型p型氮化鎵閘極高電子遷移率電晶體之新型電晶體	★ 垂直型氧化鎵蕭特基二極體於氧化鎵基板之製作與特性分析

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

當閘極通道微縮至奈米(nm)元件時，其所面臨到短通道效應(SCE)影響將越增顯著，然而如何有效將其尺寸微縮之影響考量在外，仍能改善其元件之特性，即為先進半導體製成技術開發之主軸。現今於金氣半場效電晶體元件特性改善又以應變技術最為普及，然而探討於p型通道場效電晶體之改善，又以矽鍺通道層(SiGe- channel) 及接觸蝕刻截止層(CESL)之改變，其元件特性提升最為顯著。實驗中將分別探討施予雙軸應變(SiGe- channel) 及單軸應變 (CESL)之場效電晶體載子遷移速率、驅動電流與低頻雜訊等元件特性，並分析藉由應變技術所製成元件，於閘極介電層缺陷密度(Not)所可能之影響．最後，將改變其操作溫度，深入了解雙軸應變及單軸應變元件於缺陷及溫度之間相關性，即為實驗論文之主旨。

摘要(英)

As the gate length of the Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) is scaled down into the sub-100-nm regime, short-channel effect (SCE) will degrade device performance. The performance enhancement without minimizing the gate length is strongly required. In order to achieve not only downsizing of device dimension but also improving of device performance, semiconductor technologies need to be developed.
Recently, strain-channel engineering is considered a promising tread to improve performance for CMOS devices. Silicon-Germanium (SiGe) channel or highly compressive of contact-etch-stop-layer (CESL) are the popular technologies to improve mobility of p-channel MOSFETs. In experiments, we discuss the impact of biaxial-strain (SiGe-channel) and uniaxial-strain (CESL) on device mobility, drain current, and flicker noise. We also study the oxide-trap densities (Not) in gate-dielectric of p-channel MOSFETs under biaxial- and uniaxial-strain. Finally, we study the impact of temperature on biaxial- and uniaxial-strain in flicker noise and random telegraph signal Nosie (RTN) characteristics.

關鍵字(中)

★ 接觸蝕刻截止層
★ 矽鍺通道層
★ 應變工程
★ 低頻雜訊

關鍵字(英)

★ Low - Frequency Noise
★ contact-etch-stop-layer (CESL)
★ SiGe- channel
★ Strain Engineering

論文目次

摘要 I
Abstract II
目錄 III
圖目錄 IV
第一章　緒論 1
1.1 應變工程 ( Strain Engineering) 1
1.2 元件低頻雜訊 ( Low - Frequency Noise ) 5
1.3 隨機電報信號雜訊 ( Random Telegraph Noise ; RTN ) 6
第二章　直流與低頻雜訊特性隨尺寸變化之探 8
2.1元件特性量測分析 8
2.1.1　實驗元件簡介 8
2.1.2　實驗量測系統之簡述 9
2.1.3　直流電性量測 ( DC Measurement) 10
2.1.4　分離式電容-電壓量測 (Split-CV Measurement) 10
2.1.5 元件電性分析 11
2.2 尺寸微縮效益之影響 15
2.2.1　基本特性分析 15
2.2.2 低頻雜訊量測分析 20
2.3結論 28
第三章直流與低頻雜訊隨溫度變化之探討 29
3.1 變溫直流特性與載子遷移率變化 30
3.2 尺寸微縮效益與溫度變化之關係 33
3.2.1　直流特性分析 33
3.2.2 低頻雜訊量測分析 38
3.3 結論 43
第四章 G-R Noise與RTN隨溫度變化之探討 44
4.1 產生 – 復合雜訊之變溫特性分析 44
4.2 隨機電報信號雜訊 (RTN Noise ) 之變溫特性分析 50
4.3 結論 56
第五章結論 57
參考文獻 59

參考文獻

[1]王振安, “具應變技術之90奈米SOI互補式金氧半場效電晶體特性分與可靠度研究”,碩士論文,國立高雄大學,2007
[2]林宏年,呂嘉裕,林鴻志,黃調元, “局部與全面應變矽通道(Strain Si Channel)互補式金氧半(CMOS)之材料、製程與元件特性(I)”,奈米通訊,第十二卷第一期。
[3]林宏年,呂嘉裕,林鴻志,黃調元, “局部與全面應變矽通道(Strain Si Channel)互補式金氧半(CMOS)之材料、製程與元件特性(II)”,奈米通訊,第十二卷第二期。
[4]Stéphane Orain, Vincent Fiori, Davy Villanueva, Alexandre Dray, and Claude Ortolland .“Method for Managing the Stress Due to the Strained Nitride Capping Layer in MOS Transistors”, IEEE Transaction on Electron Device, VOL. 54, pp. 814-821, 2007
[5]Ostling, Mikael .et all .“Low-frequency Noise in Advanced MOS Devices”, springer, 2007
[6]Kwok K Hung, Ping K.Ko, Chen ming Hu, Yiu C.Cheng.“A Unified Model for the Flicker Noise in Metal Oxide – Semiconductor Field- Effect Transistors”, IEEE Transaction on Electron Device, VOL. 37, pp. 654-665, 1900
[7]G. Ghibaudo, T. Boutchacha.“Electrical noise and RTS fluctuations in advanced CMOS devices”, Microelectronics Reliability 42. pp. 573–582,2002
[8] Yu-Ting Chen, Kun-Ming Chen, Wen-Shiang Liao, Guo-Wei Huang , Fen-Shan Yeh. “Low-frequency Noise Characteristics of SiGe-channel PMOSFETs with High-compressive ILD-SiNx Stressing Layer” International Conference on Solid State Devices and Material, pp. 452-453, 2008
[9]譚祥梅, “不同氮離子佈植對不同晶向之P型金氧半電晶體特性之分析”,碩士論文,逢甲大學,2005
[10]呂嘉裕, “金氧半場效電晶體導通電流增強之方法與相關可靠性問題之研究”,博士論文,國立交通大學,2005
[11] Wen-Shiang Liao, Yue-Gie Liaw, Mao-Chyuan Tang, Kun-Ming Chen,Sheng-Yi Huang, C.-Y. Peng, and Chee Wee Liu .“PMOS Hole Mobility Enhancement Through SiGe Conduct Channel and Highly Compressive ILD -SiNx Stressing Layer”, IEEE Electron Device Letters, VOL. 29, pp. 86-88, 2008
[12] Sophie Verdonckt-Vandebroek, Emmanuel F. CrabbC, Bernard S. Meyerson, David L. Harame, Phillip J. Restle, Johannes M. C. Stork, and Jeffrey B. Johnson. “SiGe-Channel Hetero-junction p-MOSFET’s” IEEE Trans Electron Device, VOL. 41, pp90-101, 1994
[13]S. Eguchi.et all .“Comparison of arsenic and phosphorus diffusion behavior in silicon–germanium alloys” , Appl. Phys. Letter. VOL. 80, pp. 1743-1746, 2002
[14] K. Romanjek , F. Andrieu , T. Ernst , G. Ghibaudo .“Characterization of the effective mobility by split C(V) technique in sub 0.1 lm Si and SiGe PMOSFETs”, Solid-State Electronics 49 (2005) pp.721–726,2005
[15]E.Simoen.et all .“On the flicker noise in submicron silicon MOSFETs ”, Solid-State Electronics 43 (1999) pp. 865–8627,1999
[16] Tetsuji Ueno, Hwa Sung Rhee, Ho Lee, Myung Sun Kim, Hans S. Cho, Hion Suck Baik, Youn Hwa Jung,Hyun Woo Lee, Heung Sik Park, Cheol Kyu Lee, Geum-Jong Bae, and Nae-In Lee . “Improved 1/f Noise Characteristics in Locally Strained Si CMOS using Hydrogen-Controlled Stress Liners and Embedded SiGe”, IEEE Symposium on VLSI Technology Digest of Technical Papers,2006
[17] Yu-Ting Chen, Kun-Ming Chen, Wen-Shiang Liao, Guo-Wei Huang, Fon-Shan Huang “Low-Frequency Noise Characteristics of SiGe p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors with High-Compressive Interlayer-Dielectric-SiNx Stressing Layer” Jpn. J. Appl. Phys. 48 ,2009
[18] Donald A. Neamen ,“Semiconductor Physics And Device”,McGraw-Hill,2002
[19] Yang Zongren, Liang Renrong, Xu Yang, Xu Jun .“Electrical Properties and Temperature Behavior of Strained-Si N-MOSFETs”, International Conference on Solid-State and Integrated Circuit Technology , 2006
[20]F. Lime , F. Andrieu , J. Derix , G. Ghibaudo , F. Boeuf , T. Skotnicki .“Low temperature characterization of effective mobility in uniaxially and biaxially strained nMOSFETs ” , Solid-State Electronics 50 (2006) pp. 644–649,C007
[21] Nobuyuki Sugii, Katsuyoshi Washio.” Low-Temperature Electrical Characteristics of Strained-Si MOSFETs” Jpn. J. Appl. Phys. Vol. 42,2003)
[22] Chih-Yuan Chan, Yu-Syuan Lin, Yen-Chun Huang, Shawn S. H. Hsu, Ying-Zong Juang .“Impact of STI Effect on Flicker Noise in 0.13-μm RF nMOSFETs”, IEEE Transaction on Electron Device, VOL. 54, pp. 3383-3391, 2007
[23] Chris G. Van de Walle. “Energies of various configurations of hydrogen in silicon” Phys. Rev. B 49, 4579–4585 ,1994
[24] Sanghoon Lee , Heung-Jae Cho, Younghwan Son, Dong Seup Lee, Hyungcheol Shin.” Characterization of oxide traps leading to RTN in high-k and metal gate MOSFETs ”, Electron Devices Meeting (IEDM), 2009 IEEE International
[25 ]Alexander A. Balandin . “Noise and Fluctuations Control in Electronic Devices”, American Scientific Publishers , 2002

指導教授

辛裕明(Yue-ming Hsin)

審核日期

2011-1-25

推文