參考文獻 |
[1] R. Farjad-Rad et al., “A 0.2-2 GHz 12 mW multiplying DLL for low jitter clock synthesis in highly-integrated data communication chips,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 55–57, Feb. 2002.
[2] S. Ye, L. Jansson, and I. Galton, “A multiple-crystal interface PLL with VCO realignment to reduce phase noise,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1795–1803, Dec. 2002.
[3] J. Lee and H. Wang, “Study of subharmonically injection-locked PLLs,” IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1539–1553, May 2009.
[4] C.-L. Wei, T.-K. Kuan, and S.-I. Liu, “A Subharmonically Injection-Locked PLL With Calibrated Injection Pulsewidth,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 62, no. 6, pp. 548-552, Jun. 2015.
[5] M. -H. Chou and S. -I. Liu, "A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 11, pp. 2474-2478, Nov. 2020.
[6] X. Jin, D. -S. Kang, Y. Ko, K. -W. Kwon and J. -H. Chun, "A 4-GHz Sub-harmonically Injection-Locked Phase-Locked Loop with Self-Calibrated Injection Timing and Pulsewidth," IEEE Journal of Solid-State Circuits, vol. 55, no. 10, pp. 2724-2733, Oct. 2020.
[7] 林則瑋, “具快速次諧波時序自我校正機制之注入鎖定式鎖相迴路,” 碩士論文, 國立中央大學, 2016.
[8] Y.-C. Huang, and S.-I. Liu, “A 2.4-GHz subharmonically injection-locked PLL with self-calibrated injection timing,” IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 417-428, Feb. 2013.
[9] 徐延慶, “具頻寬校正機制之寬頻三倍頻鎖相迴路設計,” 碩士論文, 國立中央大學, 2016.
[10] Z. Zhang, L. Liu, P. Feng and N. Wu, "A 2.4–3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 3, pp. 929-941, March 2017.
[11] A. Li, Y. Chao, X. Chen, L. Wu and H. C. Luong, "A Spur-and-Phase-Noise-Filtering Technique for Inductor-Less Fractional-N Injection-Locked PLLs," IEEE Journal of Solid-State Circuits, vol. 52, no. 8, pp. 2128-2140, Aug. 2017.
[12] 王威仁, “具混亂時序注入機制之全數位高除數次諧波注入鎖定式鎖相迴路,” 碩士論文, 國立中央大學, 2015.
[13] C.-F. Liang and K.-J. Hsiao, “An injection-locked ring PLL with self-aligned injection window,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 90–92, Feb. 2011.
[14] A. Musa, W. Deng, T. Siriburanon, M. Miyahara, K. Okada and A. Matsuzawa, "A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration," IEEE Journal of Solid-State Circuits, vol. 49, no. 1, pp. 50-60, Jan. 2014.
[15] B. Razavi, “A Study of Phase Noise in CMOS Oscillator,” IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 331-343, Dec. 2002.
[16] 高曜煌, 射頻鎖相迴路IC設計, 滄海書局, 2005.
[17] 劉深淵,楊清淵, 鎖相迴路, 滄海書局, 2006.
[18] 邱郁廷, “應用於雙倍資料率同步動態隨機存取記憶體之全數位式延遲鎖定迴路,” 碩士論文, 國立中央大學, 2017.
[19] I-T. Lee, Y.-J. Chen, S.-I. Liu, C.-P. Jou, F.-L. Hsueh, and H.-H. Hsieh, “A Divider-Less Sub-Harmonically Injection-Locked PLL with Self-Adjusted Injection Timing,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 414-415, Feb. 2011.
[20] 涂祐豪, “具寬頻操作與自我相位校正之延遲鎖定迴路與頻率倍頻器,” 碩士論文, 國立中央大學, 2010.
[21] B. Razavi, Design of Analog CMOS Integrated Circuit, New York, McGraw-Hill, 2001.
[22] X. Gao, E. Klumperink, M. Bohsali, and B. Nauta, “A low noise subsampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N2,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3253–3263, Dec. 2009.
[23] I-T. Lee, K.-H. Zeng, and S.-I. Liu, “A 4.8-GHz Dividerless Subharmonically Injection-Locked All-Digital PLL With a FOM of -252.5 dB,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 60, no. 9, pp. 547-551, Dec. 2012.
[24] D. Dunwell, and A.-C. Carusone, “Modeling Oscillator Injection Locking Using the Phase Domain Response,” IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 60, no. 11, pp. 2823-2833, Nov. 2013.
[25] N. Xi, F. Lin and T. Ye, "A Low-Spur and Intrinsically Aligned IL-PLL With Self-Feedback Injection Locked RO and Pseudo-Random Injection Locked Technique," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 4, pp. 1358-1367, April 2020 |