 |
English
|
正體中文
|
简体中文
|
全文筆數/總筆數 : 80990/80990 (100%)
造訪人次 : 42119282
線上人數 : 1330
|
|
|
資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.lib.ncu.edu.tw/handle/987654321/10024
|
| 題名: | Ka與V頻段低雜訊與寬頻放大器之研製;Implementation of Ka-Band and V-Band Low Noise Amplifier and Broadband Amplifier |
| 作者: | 林凱筠;Kai-Yun Lin |
| 貢獻者: | 電機工程研究所 |
| 關鍵詞: | 放大器;寬頻;低雜訊;low noise;amplifier;broadband |
| 日期: | 2006-07-07 |
| 上傳時間: | 2009-09-22 12:03:53 (UTC+8) |
| 出版者: | 國立中央大學圖書館 |
| 摘要: | 本論文主要研究內容為Ka頻段與V頻段射頻毫米波頻段前端電路設計。所設計的晶片皆利用WIN 0.15 um pHEMT與TSMC 0.18 um CMOS製程研製。本論文所設計之晶片包含了低雜訊放大器以及分佈式放大器。低雜訊放大器使用三級串接式架構來實現，前兩級針對低雜訊做匹配，最後一級則是以取得高增益為目標。傳輸線部分除了常見的微帶線之外，亦利用了有限接地共平面波導的形式。有限接地共平面波導因為具有容易製作、方便與同平面元件連接以及減少輻射損耗等優點，適合用來設計微波及毫米波電路中之走線。本論文亦針對有限接地共平面波導的接地平面寬度作模擬，以期得到最佳之電路效能。至於分佈式大器部分則是採用三級串接式分佈式放大器架構，針對高增益做匹配，達到在單位面積內可得到最大之增益。 所設計之晶片其量測與模擬結果如下，V頻段低雜訊放大器在50 GHz的增益為20.7 dB，輸入1-dB壓縮點為-15 dBm，模擬之雜訊指數在60 GHz為4.2 dB；V頻段共平面波導低雜訊放大器在50 GHz的增益為22.17 dB，輸入1-dB壓縮點為-18 dBm，模擬雜訊指數在60 GHz為5.2 dB；20-35 GHz串接分佈式寬頻放大器在頻率範圍內增益大於5 dB，在20 GHz時，增益為12.1 dB，輸入1-dB壓縮點功率在20 GHz為-10 dBm、28 GHz為-7 dBm；26-65 GHz串接分佈式寬頻放大器在頻寬達39 GHz內，增益為大於16.5 dB，輸入1-dB壓縮點功率為大於-15 dBm。 The thesis focuses on the millimeter wave receiver front-end circuit designs, which include the low noise amplifiers in V band. The circuits are fabricated by WIN 0.15 um pHEMT and TSMC 0.18 um CMOS process. Chips designed in this thesis include the low noise amplifier and distributed amplifier. The low noise amplifier is implemented by cascading three stages, the first two stage is designed for low noise while the last stage is matched for high gain. Except microstrip line, the transmission line also presents by finite-width ground coplanar waveguide. Finite-width ground coplanar waveguide has the benefits with simplifying the fabrication, facilitating easy shunt as well as series surface mounting of devices, and reducing radiation loss and suits for designing the route in microwave and millimeter wave circuit. The width of the ground line of the finite-width ground coplanar waveguide is simulated to gain the optimum circuit performance. On the other hand, the broadband amplifier is implemented using the topology of three-stage cascaded single stage distributed amplifier to obtain the maximum gain in per unit area. The measured and simulated results of the designed circuits are illustrated as followings: for the V-band LNA at 50 GHz, the obtained small signal gain is 20.7 dB, input power at the 1-dB gain compression point is -15 dBm, simulated noise figure is 4.2 dB at 60 GHz; for V-band coplanar waveguide LNA at 50 GHz, the small signal gain is 22.17 dB, output power at the 1-dB gain compression point is -18 dBm, the simulated noise figure is 5.2 dB at 60 GHz; for the 20-35 GHz cascaded single stage distributed amplifier, the small signal gain is more than 5 dB with a bandwidth of 15 GHz where the peak gain is 12.1 dB at 20 GHz, input power at the 1-dB gain impression point is -10 dBm and -7 dBm at 20 GHz and 28 GHz, respectively; for the 26-65 GHz cascaded single stage distributed amplifier, the small signal gain is more than 16.5 dB with a bandwidth of 39 GHz, input power at the 1-dB gain impression point is more than -15 dBm. |
| 顯示於類別: | [電機工程研究所] 博碩士論文
|
在NCUIR中所有的資料項目都受到原著作權保護.
|
::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期：8-24-2009 :::
