摘要: | 本論文的內容為壓控振盪器相位雜訊生成機制之探討與低雜訊放大器之實作。在相位雜訊探討的部分,是以時變系統的觀點分析振盪電路中各雜訊源對相位雜訊的影響,並且以實作的量測結果驗證本論文對相位雜訊的論述。使用TSMC CMOS 0.18-μm 製程實現的振盪電路包括(1)互補式交錯耦合壓控振盪器,振盪中心頻率為5.2 GHz,可調頻率範圍633 MHz,偏移主頻1 MHz 之相位雜訊為-120.2 dBc/Hz,優化指數(FOM)為-185.3 dBc/Hz;(2)雜訊平移考畢茲(Colpitts)壓控振盪器,振盪中心頻率為12.6 GHz,可調頻率範圍227 MHz,偏移主頻1 MHz 之相位雜訊為-110.3 dBc/Hz,優化指數(FOM)為-182.74 dBc/Hz;(3)低功率消耗雙變壓器耦合壓控振盪器,振盪中心頻率為12.8 GHz,可調頻率範圍136 MHz,偏移主頻1MHz 之相位雜訊為-97.08 dBc/Hz,功率消耗為0.6 mW,優化指數為-181.53 dBc/Hz 。 隨著越來越多的無線傳輸應用,現今對大量資料傳輸系統的需求已經變的更加迫切,使得我們需要更高的資料傳輸速率系統規範,因此在通訊系統規格也將載波頻率提升換取更大的頻寬,其中一個例子為K-頻段802.16 WMAN 的系統規格,因此在本論文中實現K-頻段的低雜訊放大器,並運用變壓器負回授的方式來中和閘極與汲極間電容的效應,使得在低頻的最佳雜訊設計方式在K-頻段也可適用。使用TSMC CMOS 0.18-μm 製程實現的低雜訊放大器包括(1)變壓器回授的三級低雜訊放大器,在26 GHz 有最大增益約為9.2 dB,雜訊指數為6.9dB,IIP3 及P1dB 分別為-2 dBm 及-11 dBm,功率消耗為 64 mW;(2) 變壓器回授的三級低雜訊放大器,在25.8 GHz 有最大增益約為10 dB,雜訊指數為4.84dB,IIP3 及P1dB 分別為-5 dBm 及-17.8 dBm,功率消耗為 25.8 mW。 The content of this thesis is about phase noise mechanism in voltage controlledoscillator (VCO) and implementation of K-band low noise amplifier (LNA). Thetime-varying concept is used to analyze the phase noise caused by various noisesources in the circuits. The measurement results of the implemented VCO ensure thevalidity of the mentioned notion in this thesis. TSMC 0.18-μm CMOS technology isadopted to implement the following circuits; (1) Complemently cross couple VCO.The oscillation frequency is 5.2 GHz, tuning range is 633 MHz, phase noise is -120.2dBc/Hz at 1MHz offset, and -185.3 dBc/Hz of Figure-of-Merit (FOM); (2) Thesecond circuit is a noise-shifting Colpitts VCO. The oscillation frequency is 12.6 GHz,tuning range is 227 MHz, phase noise is -110.3 dBc/Hz at 1 MHz offset, and -182.74dBc/Hz of FOM; (3) The third circuit is a tripilar coupling VCO. The oscillationfrequency is 12.8 GHz, tuning range is 136 MHz, phase noise is -97.08 dBc/Hz at1MHz offset, and FOM is -181.53 dBc/Hz. Due to the rapid development of wireless communication system, largerbandwidth and higher speed are required. In order to achieve the wide bandwidth,higher frequency communication standard become a necessary trend in recent years.For instance, the application of wireless broadband networks in IEEE 802.16 standardis wireless metropolitan area network (WMAN). Therefore, the K-band LNAs areimplemented in this thesis. In order to confirm the validity of the transistor widthoptimization method, the transformer feedback technique is employed to neutralize the gate-drain overlap capacitance. TSMC 0.18-μm CMOS technology is adopted toimplement the following LNAs; (1) A 26 GHz transformer feedback three cascadestages low noise amplifier achieved a power gain of 9.2 dB, a noise figure of 6.9 dB.The 1-dB gain compression point and the input third-order intercept point are -11dBm and -2 dBm, respectively, and total power consumption is 64 mW. (2) A 25.8GHz transformer feedback three cascade stages low noise amplifier achieved a powergain of 10 dB, 4.84 dB noise figure. The 1-dB gain compression point and the inputthird-order intercept point are -17.8 dBm and -5 dBm, respectively, and total powerconsumption is 25.8 mW. |