中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/10289
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 80990/80990 (100%)
Visitors : 41663240      Online Users : 1761
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/10289


    Title: 延伸考慮製程參數相關性之類比電路階層式變異數分析器;An Extended Hierarchical Variance Analyzer with Consideration of Process Parameter Correlations for Analog Circuits
    Authors: 李宜澄;Yi-Chen Lee
    Contributors: 電機工程研究所
    Keywords: 分析器;容限分析;類比電路;相關性;階層;變異數;製程變動;Variance;Hierarchy;Tolerance Analysis;Process Variation;Consideration;Analog Circuits;Analyzer
    Date: 2008-07-08
    Issue Date: 2009-09-22 12:10:56 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 隨著半導體製程技術進入深次微米時代,製程變動對於電路效能的影響愈來愈嚴重。因著製程變動已被觀察到存在著空間相關性,我們需要高速且可考慮製程變動相關性的方法使得我們可以更準確的估計電路效能參數的變動並且減少設計疊代成本。我們提出一個可計算類比電路各階層參數變異數之高速階層變異數分析方法的延伸架構,使之可考慮製程變動的相關性。我們提出兩個方法來實現這個分析器:1) 在製程層下建構一個虛擬層,以及2) 在原本的統計模型上加上第二個修正項。實驗結果顯示任一種方式實現出來的分析器皆達到出色的精準度及效率。 As the technology scales down to ultra-deep-submicron, the impact of process variations on circuit performance gains importance. For it has been observed that the process variations are spatially correlated, analysis with the consideration of process parameters correlations and high computational efficiency is needed to help estimating variations of circuit performance accurately and reducing the cost of design iteration. We present an extended scheme of a prior high speed hierarchical variance analysis method to calculate the variance of parameters at each hierarchical layer in analog circuits while taking process parameters correlations into account. The proposed analyzer is realized by two ways: 1) constructing an extended pseudo level below process-layout level and 2) adding a second correction term to the prior statistical model. Experiment results show that analyzer realized by either of the two ways achieves high computational accuracy and efficiency.
    Appears in Collections:[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File SizeFormat


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明