高精準度且快速鎖定之任意責任週期之時脈同步電路; A high precision fast locking arbitrary duty cycle clock synchronization circuit

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/10290

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/10290

Title:	高精準度且快速鎖定之任意責任週期之時脈同步電路;A high precision fast locking arbitrary duty cycle clock synchronization circuit
Authors:	陳濟祥;Chi-Hsiang Chen
Contributors:	電機工程研究所
Keywords:	快速鎖定;任意責任週期;時脈同步;fast locking;arbitrary duty cycle;clock synchronization
Date:	2008-10-29
Issue Date:	2009-09-22 12:10:58 (UTC+8)
Publisher:	國立中央大學圖書館
Abstract:	在系統晶片中，訊號同步電路扮演越來越重要的角色，鎖相迴路(Phase-Locked Loop, PLL)和延遲鎖定迴路(Delay-Locked Loop, DLL)被廣泛地運用在晶片設計裡，但是，此兩種電路在使用上需要考慮到幾個問題，第一，由於上述兩種電路屬於閉迴路系統，產生頻寬方面的問題，需要考慮電路穩定性的問題。第二，電路需要花數十到數百個時脈週期才能完成相位鎖定，在鎖定過程中需要較大的功率消耗，於是，同步複製延遲電路被設計出來，藉此改善上述的缺點。傳統的同步複製延遲電路有三個主要的缺點，首先，電路的相位誤差會受到輸出負載改變的影響而加大。其次，輸入訊號的責任週期受到限制。最後，則是因為單位元件延遲時間太大導致電路的解析度不足。受到上述的缺點影響，導致傳統的同步延遲電路僅能應用在記憶體模組。本論文提出一高精準度且快速鎖定之任意責任週期之時脈同步電路，不僅擁有同步複製延遲電路的優點:快速鎖定與低功率消耗，並且輸入與輸出訊號間之相位誤差≦29 ps，輸入訊號的責任可以任意調變(25%~75%)，此外，相位誤差不會因為輸出負載的改變而增加。並以TSMC 0.13μm CMOS製程實現晶片，供應電壓為1.2V，操作在最高頻率600MHz時的功率消耗為2.4mW。核心電路的面積(不含I/O PAD)為0.039mm2 ，輸出訊號之最大抖動量(peak-to-peak jitter)為25.2 ps。在論文的後半段會有量測結果，以證明提出的新電路確實改善了上述的缺點。 Clock synchronization plays a important role in designing VLSI circuit. Phase-Locked loop (PLL) and delay-locked loop (DLL) are often applied in many synchronization-dependent systems in order to suppress the clock skew. However, these circuits have to consider some problems in using. First, PLL and DLL have issues of bandwidth because they are both closed loop systems. For this reason, they need to consider the stability of circuits. Second, they consume a lot of power in the process of locking. Consequently, the synchronous mirror delay circuit (SMD) was developed to improve the drawbacks. However, there are some drawbacks in conventional SMD. First, the phase error will increase because of the output loading. Next, the duty cycle of input signal is limited. Finally, the poor resolution is due to the delay cell. These shortcomings will limit the application of the SMD. A high precision fast locking arbitrary duty cycle clock synchronization circuit is proposed in the thesis, which not only keeps the advantage of SMD but the phase error between the input signal and output signal is less than 29 ps (simulated). And the tuning range of input signal’s duty cycle is 25% ~75%. Furthermore, the static phase error will not increase as the output loading changes. The test chip is fabricated in a 0.13-μm CMOS process and the supply voltage is 1.2V. It consumes 2.4mW when the operating frequency is 600MHz. The active area (without I/O PAD) is 0.039 mm2 , and the peak-to-peak jitter is 25.2 ps. There will be experimental results in latter half component of the thesis, which confirms the proposed circuit has improved certainly the drawbacks of SMD.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Size	Format

社群 sharing

Loading...