A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > journal & Dissertation > Item 987654321/29287

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/29287

Title:	A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
Authors:	Jou,SJ;Chen,CY;Yang,EC;Su,CC
Contributors:	電機工程研究所
Keywords:	CMOS;LOGIC
Date:	1997
Issue Date:	2010-06-29 20:20:55 (UTC+8)
Publisher:	中央大學
Abstract:	This paper proposes a new pipelined full-adder circuit structure for the implementation of pipelined arithmetic modules. With both static and dynamic structures, it has the advantages of high operational speed, smallest transistor count, and the low power/speed ratio, The adder cell is then used to design a pipelined 8 x 8-b multiplier-accumulator (MAC). In this MAC, a special pipelined structure is designed to reduce the latency, The MAC is fabricated in a 0.8-mu m single-poly-double-metal CMOS process, The post-layout simulation shows that the pipelined 1-b full adder can work up to 350 MHz with a 3 V power supply, The whole MAC chip that contains 4200 transistors is measured to operate a 125 MHz using 3.3 V power supply.
Relation:	IEEE JOURNAL OF SOLID-STATE CIRCUITS
Appears in Collections:	[Graduate Institute of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	426	View/Open

社群 sharing