English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 80990/80990 (100%)
造訪人次 : 42119216      線上人數 : 1296
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/29329


    題名: CDV tolerance for mapping cells between ATM and physical layers
    作者: Wu,JS;Kuo,FJ
    貢獻者: 電機工程研究所
    日期: 1996
    上傳時間: 2010-06-29 20:21:56 (UTC+8)
    出版者: 中央大學
    摘要: For a customer premise node with multiple terminal equipment, a multiconnection shaper is required to regulate cells toward the customer loop such that they will be treated as conforming by the enforcer at the public user network interface. However, when setting the arguments of the enforcing algorithm (e.g. generic cell rate algorithm), the cell delay variation (CDV) between shaper and enforcer must be taken into consideration. The authors calculate the CDVs for mapping cells between the ATM layer and the physical layer at the shaper and enforcer.
    關聯: ELECTRONICS LETTERS
    顯示於類別:[電機工程研究所] 期刊論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML381檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明