64-bit pipeline carry lookahead adder using all-N-transistor TSPC logics

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 期刊論文 > Item 987654321/32147

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/32147

题名:	64-bit pipeline carry lookahead adder using all-N-transistor TSPC logics
作者:	Cheng,KH;Cheng,SW;Lee,WS
贡献者:	電機工程研究所
关键词:	DESIGN
日期:	2006
上传时间:	2010-07-06 18:19:39 (UTC+8)
出版者:	中央大學
摘要:	This paper proposes two improved circuit techniques of True Single-Phase Clocking (TSPC) logic, which called Nonfull Swing TSPC (NSTSPC) and All-N-TSPC (ANTSPC). The voltage of internal node of the NSTSPC is not full swing; it saves partial dynamic power dissipation. And the ANTSPC uses NMOS transistors to replace PMOS transistors, the output loading of Phi-section is therefore reduced and a higher layout density is obtained. Through postlayout simulation comparisons between number of stacked MOS transistors and delay time, and supply voltage vs maximum frequency, the proposed NSTSPC and ANTSPC circuits show better operation speed and power performance than the conventional TSPC circuit. Finally, the new TSPC circuits are applied to a 64-bit hierarchical pipeline Carry Lookahead Adder (CLA), which based on TSMC 0.35 mu m CMOS process technology. By using the techniques of NSTSPC and ANTSPC alternately, the 64-bit CLA is successfully implemented as a pipelined structure. The results of post-layout simulation show that the 64-bit CLA can be operated on 1.25 GHz clock frequency and its power/maximal frequency ratio is 151.4 mu W/MHz.
關聯:	JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
显示于类别:	[電機工程研究所] 期刊論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	501	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing