This paper describes a fast-lock delay-lock loop (DLL) with a power-on reset (POR) circuit. A novel POR circuit and coarse tune (CT) circuit are used to overcome the false locking problems associated with conventional DLL's and offer a faster locking time
關聯:
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES
