English  |  正體中文  |  简体中文  |  Items with full text/Total items : 66984/66984 (100%)
Visitors : 22597794      Online Users : 224
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/32493


    Title: Low-error reduced-width booth multipliers for DSP applications
    Authors: Jou,SJ;Tsai,MH;Tsao,YL
    Contributors: 電機工程研究所
    Keywords: SIGNAL-PROCESSING APPLICATIONS;DESIGN
    Date: 2003
    Issue Date: 2010-07-06 18:29:40 (UTC+8)
    Publisher: 中央大學
    Abstract: A low-error reduced-width Booth multiplier using a proper compensation vector is proposed. The compensation vector is dependent on the input data. The compensation value will thus be adaptively adjusted when the input data are different. Design results fr
    Relation: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS
    Appears in Collections:[電機工程研究所] 期刊論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML187View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明