Dynamic frequency tracking and phase error compensation clock de-skew buffer

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/51937

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/51937

Title:	Dynamic frequency tracking and phase error compensation clock de-skew buffer
Authors:	Cheng,KH;Hong,KW;Lo,YL;Wu,CL;Lee,CH
Contributors:	電機工程學系
Date:	2010
Issue Date:	2012-03-28 10:11:01 (UTC+8)
Publisher:	國立中央大學
Abstract:	Proposed is a dynamic frequency tracking and phase error compensation clock de-skew buffer (CDSB) to reduce the clock skew between the input and output clocks of a chip. The proposed CDSB tracks the dynamic frequency in two clock cycles. Also, the CDSB utilises a fine tune circuit which is based on a cyclic rotation algorithm to compensate for the dynamic phase error. Measured results show that the operating frequencies of the CDSB are from 200 to 450 MHz. Also, the CDSB tracks the dynamic frequency in two clock cycles. The power consumption, RMS jitter, and peak-to-peak jitter of the CDSB are 9.71 mW, 2.7 ps, and 31.3 ps at 450 MHz.
Relation:	ELECTRONICS LETTERS
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	378	View/Open

社群 sharing