Dynamic frequency tracking and phase error compensation clock de-skew buffer

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/51937

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/51937

題名:	Dynamic frequency tracking and phase error compensation clock de-skew buffer
作者:	Cheng,KH;Hong,KW;Lo,YL;Wu,CL;Lee,CH
貢獻者:	電機工程學系
日期:	2010
上傳時間:	2012-03-28 10:11:01 (UTC+8)
出版者:	國立中央大學
摘要:	Proposed is a dynamic frequency tracking and phase error compensation clock de-skew buffer (CDSB) to reduce the clock skew between the input and output clocks of a chip. The proposed CDSB tracks the dynamic frequency in two clock cycles. Also, the CDSB utilises a fine tune circuit which is based on a cyclic rotation algorithm to compensate for the dynamic phase error. Measured results show that the operating frequencies of the CDSB are from 200 to 450 MHz. Also, the CDSB tracks the dynamic frequency in two clock cycles. The power consumption, RMS jitter, and peak-to-peak jitter of the CDSB are 9.71 mW, 2.7 ps, and 31.3 ps at 450 MHz.
關聯:	ELECTRONICS LETTERS
顯示於類別:	[電機工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	383	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing