中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/54394
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 80990/80990 (100%)
Visitors : 41673920      Online Users : 1476
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/54394


    Title: DVB-T基頻接收機之FPGA設計與實現;Design and FPGA Implementation of Baseband Receiver for DVB-T System
    Authors: 徐銘言;Hsu,Ming-yan
    Contributors: 通訊工程研究所
    Keywords: 里徳所羅門碼;快速傅立葉轉換器;數位電視廣播;Reed-Solomon code;Fast Fourier Transform Processor;DVB-T
    Date: 2012-08-04
    Issue Date: 2012-09-11 18:49:53 (UTC+8)
    Publisher: 國立中央大學
    Abstract: DVB-T(Digital Video Broadcasting - Terrestrial)是歐洲廣播聯盟(European Broadcast Union,EBU)所制定的數位電視廣播規格,也是目前我國所採用的數位電視廣播系統。在本論文中,我們採用目前我國數位電視廣播之規格,設計並且實現DVB-T即時基頻接收機在FPGA實驗板上,此接收機之數位訊號處理模組中,包括了數位降頻器、訊號同步器、快速傅立葉轉換處理器、通道估測器、通道等化器、軟式決策器、訊號解交錯器及通道解碼器。系統架構以Matlab模擬分析後,在效能與硬體複雜度上選取適當之參數及規格後再以硬體實現。首先以Verilog硬體描述語言撰寫,經由ModelSim軟體邏輯驗證及模擬時序後,再以FPGA板做測試及驗證其功能與效能。DVB-T, which is a Digital Video Broadcasting standard ratifies by European Broadcast Union and an abbreviation for Digital Video Broadcasting-Terrestrial, is the digital video broadcasting standard adopted in Taiwan. In this thesis, we discuss the design and implementation issues of a real-time baseband receiver for DVB-T system with FPGA. The digital signal processing units required for the baseband receiver include digital down converter, signal synchronizer, Fast Fourier Transform processor, channel estimator/equalizer, symbol deinterleaver, soft decision logics, bit deinterleaver, Viterbi decoder and Reed-Solomon decoder. The algorithm and specification for each digital signal processing unit is first designed with a compromise between the performance and the hardware complexity. Then the hardware is programmed using Verilog hardware description language and logically verified with ModelSim. Finally, the real-time hardware is implemented and verified with FPGA.
    Appears in Collections:[Graduate Institute of Communication Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML540View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明