DVB-T基頻接收機之FPGA設計與實現;Design and FPGA Implementation of Baseband Receiver for DVB-T System

NCU Institutional Repository > 資訊電機學院 > 通訊工程研究所 > 博碩士論文 > Item 987654321/54394

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/54394

题名:	DVB-T基頻接收機之FPGA設計與實現;Design and FPGA Implementation of Baseband Receiver for DVB-T System
作者:	徐銘言;Hsu,Ming-yan
贡献者:	通訊工程研究所
关键词:	里徳所羅門碼;快速傅立葉轉換器;數位電視廣播;Reed-Solomon code;Fast Fourier Transform Processor;DVB-T
日期:	2012-08-04
上传时间:	2012-09-11 18:49:53 (UTC+8)
出版者:	國立中央大學
摘要:	DVB-T(Digital Video Broadcasting - Terrestrial)是歐洲廣播聯盟(European Broadcast Union，EBU)所制定的數位電視廣播規格，也是目前我國所採用的數位電視廣播系統。在本論文中，我們採用目前我國數位電視廣播之規格，設計並且實現DVB-T即時基頻接收機在FPGA實驗板上，此接收機之數位訊號處理模組中，包括了數位降頻器、訊號同步器、快速傅立葉轉換處理器、通道估測器、通道等化器、軟式決策器、訊號解交錯器及通道解碼器。系統架構以Matlab模擬分析後，在效能與硬體複雜度上選取適當之參數及規格後再以硬體實現。首先以Verilog硬體描述語言撰寫，經由ModelSim軟體邏輯驗證及模擬時序後，再以FPGA板做測試及驗證其功能與效能。DVB-T, which is a Digital Video Broadcasting standard ratifies by European Broadcast Union and an abbreviation for Digital Video Broadcasting-Terrestrial, is the digital video broadcasting standard adopted in Taiwan. In this thesis, we discuss the design and implementation issues of a real-time baseband receiver for DVB-T system with FPGA. The digital signal processing units required for the baseband receiver include digital down converter, signal synchronizer, Fast Fourier Transform processor, channel estimator/equalizer, symbol deinterleaver, soft decision logics, bit deinterleaver, Viterbi decoder and Reed-Solomon decoder. The algorithm and specification for each digital signal processing unit is first designed with a compromise between the performance and the hardware complexity. Then the hardware is programmed using Verilog hardware description language and logically verified with ModelSim. Finally, the real-time hardware is implemented and verified with FPGA.
显示于类别:	[通訊工程研究所] 博碩士論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	540	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....