考量雙圖案微影技術之電路軌道繞線;Track Routing for Double Patterning Technology

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 研究計畫 > Item 987654321/63064

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/63064

题名:	考量雙圖案微影技術之電路軌道繞線;Track Routing for Double Patterning Technology
作者:	陳泰蓁
贡献者:	國立中央大學電機工程學系
关键词:	電子電機工程;資訊科學;軟體
日期:	2012-12-01
上传时间:	2014-03-17 14:18:10 (UTC+8)
出版者:	行政院國家科學委員會
摘要:	研究期間：10108~10207;As the manufacturing process advances, the size of integrated circuits has shrunk into the 32 nm. Lithography process encounters a bottleneck due to printability and manufacturability issues. Recently, double patterning lithography (DPL) has been proposed for the most feasible solution for sub-32-nm node process. To increase the half-pitch resolution and improve depth of focus, DPL decomposes a layout into two masks by using current infrastructures. The conflict of DPL means that a layout cannot be decomposed completely, and then the un-decomposable pattern must be partitioned into two sub-patterns. These two sub-patterns should be assigned to different masks and connected to each other. The touching edge of sub-patterns is called stitch. If there is no enough space to insert a stitch for the un-decomposable pattern, a native conflict is generated. A layout with native conflicts will result in layout modification. The current researches focus on reducing the number of stitches and the number of native conflicts in the post layout phase or detailed routing phase. Since the layout is more and more complicated, considering DPL before detailed routing and alleviating the loading in detailed routing will be a challenge. In this project, we propose a method to consider DPL in track routing. Besides, we propose a pseudo pin technique to avoid generating a lot of native conflicts in track routing and predict the traces of detailed routing.
關聯:	財團法人國家實驗研究院科技政策研究與資訊中心
显示于类别:	[電機工程學系] 研究計畫

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	279	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....