物件偵測嵌入式硬體加速器設計與實作;Design and Implementation of Hardware Accelerator for Embedded Object Detection

NCU Institutional Repository > 資訊電機學院 > 資訊工程研究所 > 博碩士論文 > Item 987654321/65596

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/65596

题名:	物件偵測嵌入式硬體加速器設計與實作;Design and Implementation of Hardware Accelerator for Embedded Object Detection
作者:	陳泓霖;Chen,Hung-lin
贡献者:	資訊工程學系
关键词:	軟硬體共同設計
日期:	2014-07-11
上传时间:	2014-10-15 17:05:57 (UTC+8)
出版者:	國立中央大學
摘要:	在現今機器視覺系統多以SoC嵌入式軟硬體整合方法設計，使用FPGA取代多個DSP模組。在傳統的開發中，通常依據需求先設計軟體雛型，接著再將某些模組硬體化，達成軟硬體共同設計之系統。硬體模組多以連續串流進行設計，然而這種方法較缺乏彈性，當需求只要小小改變時，整個硬體模組可能就不適用需要重新規劃。本論文提出嵌入式視覺軟硬體設計方法論，以IDEF0進行系統分析，將需求階層式模組化切割為多個子模組，再以Grafcet建立各個子模組的離散事件模型，透過快速對應產生軟體語言及硬體語言，此方法論的優點是開發者在系統開發前期不需撰寫程式。另外本論文提出硬體介面控制器，針對軟硬體共同設計之平台，在開發者針對不同目標需求(效能、彈性、成本、耗電)選用硬體模組時，不必重新規劃硬體模組間的設計，只需要透過軟體控制即可規劃硬體模組執行之順序，增加硬體模組之開發彈性，加快系統開發流程。 ;In recent years, most of the machine vision systems use embedded hardware and software co-design, which uses FPGA to replace some DSP modules. In traditional development, we first design software prototype and then choose some modules that designed by hardware. We use a series designed to connect this hardware modules to compose hardware architecture. However, this type of architecture lacks flexibility. If system requirements just need to do a little change, the architecture need to whole redesign. In this thesis, we propose embedded vision hardware and software co-design methodology. Firstly, we analyze the system requirements with IDEF0. This way is analysis whole system hierarchically and divided into many modules. Secondly, we use Grafcet establish discrete event model for every modules. Then we through the way of Grafcet synthesis to produce software code and hardware design. This development approach needs not coding in prophase of system design. Additionally, we design a hardware interface controller, which is suitable in hardware and software co-design architecture. This controller contains all of hardware modules, and designers can select desired target modules according to system requirements which include efficacy, elasticity, cost, and power consumption. It is not necessary to redesign hardware architecture, the designer just to change the order of hardware modules through software. The hardware interface controller can increased development flexibility, and accelerate the system development process.
显示于类别:	[資訊工程研究所] 博碩士論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	413	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....