English  |  正體中文  |  简体中文  |  Items with full text/Total items : 73032/73032 (100%)
Visitors : 23295164      Online Users : 373
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/68128

    Title: 先進電離層探測儀數位控制單元之研製
    Authors: 蔡豐名;Cai,Feng-ming
    Contributors: 太空科學研究所
    Keywords: 先進電離層探測儀;Advanced Ionospheric Probe
    Date: 2015-07-13
    Issue Date: 2015-09-23 10:47:01 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 福衛五號科學酬載-先進電離層探測儀(Advanced Ionospheric Probe, AIP),在實體上分為探測器與科學酬載電子系統(Science Payload Electronics Unit, SPEU)。SPEU主要負責控制探測器的運作與後端指令與資料管理單元(Command and Data Management Unit, CDMU)的通訊。整體放置在較大的衛星本體上自不成問題,但若要安置在微衛星或立方衛星上,其體積與重量便可能超過衛星本體的限制。本論文將研製一片數位控制單元(Digital Control Unit, DCU)取代SPEU,其可直接裝置在AIP的探測器內,並與先前的介面和規格相容。如此不僅大幅縮小AIP的大小與重量,卻不減損原先的功能。該DCU使用Xilinx Spartan-6 Field Programmable Gate Array (FPGA),利用VerilogHDL撰寫程式,達成相關功能。電路採用NI Multisim 設計圖示與NI Ultiboard達成佈局,並符合該FPGA的設計規範。研製的DCU可與福衛五號AIP的探測器相結合,透過NI CompatctRIO 與NI LabVIEW所構成的地面電子測試設備來模擬後端CDMU,達成功能驗證的可能。;Advanced Ionosphere Probe (AIP), a science payload aboard the FORMORSAT-5 satellite, is combined with a sensor head and a control unit, Science Payload Electronics Unit (SPEU). The SPEU is used to control AIP operation and to communicate with Command and Data Management Unit (CDMU). Under the current configuration, the AIP is difficult to be installed inside a CubeSat or a MicroSat due to volume and mass. In this thesis, a Digital Control Unit (DCU) is developed to replace the SPEU and can be installed inside the AIP sensor head compatibly. The new configuration simplifies communication difficulties and results in extremely reduction in the physical property but the same capabilities. The DCU uses Xilinx Spartan-6 Field Programmable Gate Array (FPGA) and is programmed in VerilogHDL. The schematic of the DCU is designed by NI Multism and the layout finished by NI Ultiboard under standard designs of the Xilinx Spartan-6 FPGA. All the DCU functions have been verified by an in-house Electrical Ground Segment Equipment which is constructed by NI CompatctRIO with in-house modules and programmed in NI LabVIEW.
    Appears in Collections:[太空科學研究所 ] 博碩士論文

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明