English  |  正體中文  |  简体中文  |  Items with full text/Total items : 65421/65421 (100%)
Visitors : 22307780      Online Users : 159
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/68969


    Title: 具責任週期偵測器之電壓式直流對直流降壓轉換器;A Voltage Mode DC-DC Buck Converter with Duty Cycle Detector
    Authors: 曾俊傑;Tzeng,Jun-Jie
    Contributors: 電機工程學系
    Keywords: 直流對直流轉換器;停滯時間偵測器;責任週期偵測器;零電流偵測器;DC-DC Converter;Dead Time Detector;Duty Cycle Detector;Zero Current Detector
    Date: 2015-08-20
    Issue Date: 2015-09-23 14:47:38 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 本論文提出的具責任週期偵測器之電壓式直流對直流降壓轉換器,為了大範圍負載電流使用時穩定度的考量,選擇電壓模式控制做為回授機制,且將PID補償器整合至晶片中,減少被動元件的數量,以利可攜式電子產品設計輕薄化。利用架構簡單且低功率的責任週期偵測器,取代複雜且高功率的電感電流偵測架構,來偵測極輕負載時的負載電流資訊,當系統操作在極輕負載時,降低系統操作頻率,以減少切換消耗與緩衝器的功率。利用零電流偵測器避免輕負載時,因為電感慣性所產生的逆電流,減少輕負載時的導通消耗,並利用停滯時間偵測器來優化控制訊號的停滯時間,減少重負載時停滯時間所造成的功率消耗,提升系統重負載的轉換效能。
    此具責任週期偵測器之電壓式直流對直流降壓轉換器的電路設計是以0.18 um 3.3V互補式金氧半製程來實現,此晶片的工作電壓範圍為2.7 V到4.2 V,輸出電壓為1 V,操作頻率為0.77 MHz到1.44 MHz,負載電流範圍為25 mA到1 A,及轉換效能為88.87 %,線性調節度與負載調節度分別為6.67 mV/V與1.02 mV/A,晶片面積為1.3225 mm2。
    ;The proposed buck converter with duty cycle detector uses the voltage mode control as the feedback loop for system stability. The PID compensator integrated into the chip to reduce the number of passive components. It is good to portable electronic devices design thinness and lightweight. With duty cycle detector, proposed buck converter can detect the load current information to slow down the system operating frequency for reducing power consumption in very light load. The zero current detector prevents the inverse current, and reduces the conduction loss in light load. The dead time detector is used to optimize the dead time of control signal. The efficiency of system can be improved.
    This buck converter has been fabricated with 0.18 um 3.3 V CMOS process. In the proposed buck converter, the operating voltage is from 2.7 V to 4.2 V, the output voltage is 1 V, the operating frequency is from 0.77 MHz to 1.44 MHz, the load current is from 25 mA to 1 A, and the peak efficiency is 88.87 %. The line regulation and load regulation are 6.67 mV/V and 1.02 mV/A, respectively. The chip area is 1.3225 mm2.
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML200View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明