English  |  正體中文  |  简体中文  |  Items with full text/Total items : 73032/73032 (100%)
Visitors : 23248308      Online Users : 377
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/69281

    Title: 形態學影像處理硬體加速器設計與應用;Design and Application of Morphological Image Processing Hardware Accelerator
    Authors: 羅鳴雁;Luo,Ming-yan
    Contributors: 資訊工程學系
    Keywords: 形態學;影像處理;硬體加速器;Morphological Image Processing;Hardware Accelerator
    Date: 2015-12-21
    Issue Date: 2016-01-05 18:27:14 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 大多數形態學研究都強調硬體加速器,一旦需求改變或設計變更時,須重新設計硬體架構。本論文以MIAT(本實驗室)系統方法論,設計一個高彈性、可程式化的形態學影像處理硬體加速器架構。此架構包含多個串連的形態學核心模組(Mathematical Morphology Function Block, MMFB),以管線化控制提升各模組的效能。藉由軟體控制其硬體表現行為,達到高度彈性化且通用性之硬體加速器。在功能驗證中以條碼辨識為例,使用本硬體架構將影像侵蝕,刪除不必要之資訊,在使用膨脹運算還原回原始影像資料,最後經辨識得到其結果。本研究的貢獻在於軟硬體整合,以軟體控制其硬體表現行為,且經功能驗證後,其硬體架構可提供高彈性化及通用性。;Most researches put emphasis on the hardware accelerator for mathematical morphology. If there is something wrong, the architecture will need to be redesigned. In this paper, MIAT (our laboratory) system methodology is used to design a high flexible and programmable morphological hardware accelerator. There are several morphology models (Mathematical Morphology Function Block) inside and pipeline control is used to improve each MMFB’s efficacy. We use software to control its hardware performance. By these means, it can achieve high flexibility and general purpose. We use barcode identification to verify this architecture. Noise is deleted with erosion operator and the origin image information is got by dilation. Finally, get the result with identification. The contribution of this paper is to integrate hardware and software. Control the hardware performance behavior with software. After functional verification, the hardware architecture provides high elasticity and general purpose.
    Appears in Collections:[資訊工程研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明