English  |  正體中文  |  简体中文  |  Items with full text/Total items : 72887/72887 (100%)
Visitors : 23279855      Online Users : 629
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/69286

    Title: 使用磁耦合全通網路之寬頻四位元 CMOS相位偏移器;A Broadband 4-Bit CMOS Phase Shifter Using Magnetically Coupled All-Pass Networks
    Authors: 黃俊傑;Huang,Juen-Jie
    Contributors: 電機工程學系
    Keywords: 相位偏移器;Phase Shifter
    Date: 2015-11-19
    Issue Date: 2016-01-05 18:45:20 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 本論文介紹使用具磁耦合之全通網路架構來實現的數位式相位偏移器。我們分析並利用全通網路中電感間的磁耦合,來提升相位偏移器之頻寬。為驗證設計概念,我們使用TSMC 0.18-µm CMOS製程實現一寬頻四位元相位偏移器。
    基於理論分析所得到的結果,我們使用TSMC 0.18-µm CMOS製程設計並實作出一全差動式四位元相位偏移器。電路中的180°相移級使用一對單刀雙擲開關實現,其餘相移級則使用具磁耦合之全通網路來實現,電路架構皆為內接切換式電容之單一網路。其中90°相位級使用串接兩級不同中心頻率的磁耦合全通網路,而45°相移級則使用單級的磁耦合通網路。最後,22.5°相移級則將切換式電容取代為可變電容,用以提供連續的相位偏移;當製程變異過大,可供微調,以得到較準確的相移量。
    四位元相移器的量測結果顯示,從1.28 GHz到4.22 GHz,均方根相位誤差均小於3°,相對應的頻寬為106.9%。在頻寬範圍內,返回損耗均大於7.7 dB。植入損耗均小於12.2 dB,振幅誤差皆在±1.5 dB之內。
    ;In this thesis, a digital phase shifter designed based on magnetically coupled all-pass networks (MCAPNs) is presented. The effect of the magnetic coupling between the two inductors within an all-pass network is exploited for increasing the bandwidth of phase shifters. As a proof of concept, a broadband 4-bit phase shifter is implemented in TSMC 0.18-µm CMOS process.
    The effect of the magnetic coupling between the two inductors within an all-pass network is analyzed. By even–odd mode analysis, the S parameters of the MCAPN are derived. The conditions for the network to provide an all-pass frequency response are subsequently obtained. Furthermore, the MCAPN is applied to phase shifter design. Two phase-shifter topologies, namely dual networks with external path-select switches and single network with internal switched capacitors, are analyzed. The relations between the design parameters and the phase shift are derived.
    Based on the results obtained from the theoretical analysis, a fully-differential 4-bit phase shifter is designed and implemented in TSMC 0.18-µm CMOS process. In the phase shifter, the 180° phase-shifting stage is realized using a pair of single-pole double-throw switches whereas the other phase-shifting stages are constructed using single MCAPN with internal switched capacitors. The 90° phase-shifting stage is constructed by cascading two MCAPNs with different center frequencies whereas the 45° phase-shifting stage consists of only a single MCAPN. Finally, in the 22.5° phase-shifting stage, varactors are used instead of switched capacitors so as to provide a continuous phase shift, which can be fine-tuned in case process variations are too severe.
    The measurement results of the 4-bit phase shifter show that the root-mean-square phase error is lower than 3° from 1.28 GHz to 4.22 GHz, corresponding to a 106.9% bandwidth. Within the frequency range, the input and output return losses are greater than 7.7 dB, the insertion loss is less than 12.2 dB, and the amplitude error is within ±1.5 dB for all 16 states.
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明