具矽基板貫孔之鐵電可變電容的製作與量測;Fabrication and Measurement of Ferroelectric Varactors with Through Substrate Vias on Silicon

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/69491

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/69491

Title:	具矽基板貫孔之鐵電可變電容的製作與量測;Fabrication and Measurement of Ferroelectric Varactors with Through Substrate Vias on Silicon
Authors:	張哲瑋;Chang,Che-Wei
Contributors:	電機工程學系
Keywords:	鐵電可變電容;基板貫孔技術;ferroelectric varactor;through substrate vias
Date:	2016-01-05
Issue Date:	2016-03-17 20:46:40 (UTC+8)
Publisher:	國立中央大學
Abstract:	鐵電可變電容具有高電容密度、高可調度、低操作電壓及較低的製程複雜度等優點。由於鐵電薄膜在鍍製或退火時須處在高溫的環境下，因此平行板結構的鐵電可變電容的下電極不能太厚，否則將在高溫下將會變得粗糙，對電容品質造成影響。然而，由於厚度薄的下電極會造成較大的射頻損耗，鐵電可變電容的品質因子往往因此受限。為改善鐵電可變電容的品質因子，我們提出，在高溫製程完成後，從基板背面製作貫孔來揭露下電極，並續以電鍍的方式來增厚下電極。在本研究中，我們發展矽基板貫孔製程來實現具厚電極的鐵電可變電容。在第二章中，我們詳細說明所提出的具厚電極的鐵電可變電容電極的結構及製作流程；在第三章則呈現量測結果。量測結果顯示，鐵電可變電容可調度在偏壓10 V時約為1.3:1，而品質因子於2.4 GHz下則約為10。量測到的品質因子並沒有改善；究其原因，我們由GSG（ground–signal–ground）開路測試結構的量測結果發現所使用的高電阻率矽基板其射頻損耗並不如預期中的小。若將GSG pad的效應以去嵌入（de-embedding）的方式扣除，鐵電可變電容於2.4 GHz的品質因子可以從原本的10上升至40左右。我們成功地發展出具矽基板貫孔之鐵電可變電容之製作流程。雖然量測結果尚未能驗證品質因子的改善，但我們已發現原因是由於高電阻率矽基板其射頻損耗過大所致。未來我們將在製程中加入可穩化高電阻率矽基板的工序，使其呈現應有的低損耗特性。 ;Compared with other varactor technologies, the ferroelectric varactor possesses the advantages of high capacitance density, high tunability, low bias voltage, and low fabrication complexity. Because ferroelectric thin film often undergoes high-temperature process during either the deposition or the post-annealing, the bottom electrode of a parallel-plate-based ferroelectric thin-film varactor must be thin enough to avoid being roughened under such high temperature, which would degrade the quality of the ferroelectric thin film. However, the thin bottom electrode, which causes higher radio-frequency (rf) loss, often limits the quality factor of the ferroelectric varactors. To solve this problem, we propose to expose the bottom electrode by making a via-hole from the backside of the substrate after the high-temperature process is done and then thicken the bottom electrode by electroplating. In this work, we develop a through-substrate-via fabrication process on silicon to implement ferroelectric varactors with thick electrodes. In Chapter 2, the structure and the fabrication process of the proposed ferroelectric varactor with thick electrodes are described, whereas the measurement results are presented in Chapter 3. Measurement results shown that, the fabricated ferroelectric varactor exhibits a tunability of 1.3:1 under 10-V bias and its quality factor at 2.4 GHz is about 10. The measured quality factor unfortunately does not see improvement. Nevertheless, by the measurement result of the GSG (ground–signal–ground) open-circuit test structure, we find that it is because the rf loss of the high-resistivity silicon substrate in use is not as small as expected. If the effect of GSG pad is de-embedded, the quality factor of the ferroelectric varactor is increased from the original 10 to about 40. To conclude, we have successfully developed the fabrication process of ferroelectric varactors with through substrate vias on silicon. Though the measurement results have not yet demonstrated the expected improvement of the quality factor, we have found that it is due to the high rf loss caused by the high-resistivity silicon substrates we use. In the future, we plan to incorporate into our fabrication process the procedures that stabilize the high-resistivity silicon, making the substrate to exhibit the expected low-loss property.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	352	View/Open

社群 sharing

Loading...