資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.lib.ncu.edu.tw/handle/987654321/77621
|
| 題名: | 使用矽基製程之低改變率高速寬頻追蹤保持放大器電路;Low Droop Rate, High Speed Broadband Track-and-Hold Amplifiers Using Silicon Based Technique |
| 作者: | 黃冠霖;Huang, Guan-Lin |
| 貢獻者: | 電機工程學系 |
| 關鍵詞: | 追蹤鎖定放大器;微波;毫米波;Track and hold amplifier |
| 日期: | 2018-07-19 |
| 上傳時間: | 2018-08-31 14:50:20 (UTC+8) |
| 出版者: | 國立中央大學 |
| 摘要: | 本論文主要闡述低改變率高速寬頻追蹤保持放大器電路之研究，第二章主要論述追蹤保持放大器操作原理、重要參數介紹、追蹤鎖定級設計及降頻率取樣應用，論文內容包含設計分析電路，整體電路模擬及量測結果，模擬方面會先以理想元件進行評估，再來則使用全波電磁模擬軟體模擬分析佈局對電路設計之影響。之後為量測結果，其中以小訊號S參數、無失真動態範圍與波形圖為主。
第三章是使用TSMC 40 nm CMOS製程實現之具有時脈緩衝器頻寬為DC ~ 46 GHz追蹤保持放大器，輸入緩衝級採用共閘極放大器，其寄生電容無米勒放大效應，因此電路能達到寬頻效果，輸出緩衝級的部分則是採用共源極放大器來提高整體增益，並搭配電感提升技術提升整體頻寬，在時脈緩衝器部分則是使用分佈式放大器的架構，分佈式放大器具有寬頻及良好的阻抗匹配特性，輸入高功率弦波使得輸出為方波的方式，量測方面，此追蹤保持放大器架構具有DC ~ 41 GHz 3-dB輸入頻寬、49 dBc無失真動態範圍、平均增益約為 -4.8 dB，直流功耗為104.1毫瓦特，改變率為0.35 mV/ps，晶片尺寸為0.8× 0.9 mm2。
第四章為使用TSMC 0.18 μm SiGe製程所實現DC ~ 17 GHz 追蹤保持放大器，此次輸入緩衝級使用分佈式放大器，詳細說明如何挑選電晶體偏壓及尺寸，以及根據增益公式來求得所需要的級數，並利用電感提升技術，使得高頻增益得以提升，輸出緩衝級利用共源極放大器當作基礎，將HBT電晶體作疊接，能進一步提高隔離度，改善改變率。量測方面，此追蹤保持放大器架構具有DC ~ 17 GHz 3-dB輸入頻寬、54.8 dBc無失真動態範圍、平均增益約為 -4.8 dB，直流功耗為180毫瓦特，改變率為0.4 mV/ps，晶片尺寸為1× 1.3 mm2。
第五章為使用TSMC 0.18 μm SiGe製程所實現DC ~ 11 GHz 主從式追蹤保持放大器，此章節為了改善前一章節的改變率，而做了架構上的修改，將前一章節的追蹤保持放大器修改後組成主從式追蹤保持放大器，並利用兩組時脈緩衝器來控制主追蹤保持放大器以及從追蹤保持放大器，此次輸入緩衝級沿用之前分佈式放大器，面積考量下，將級數設定為兩級，重新挑選電晶體偏壓及尺寸，並利用電感提升技術，使得高頻增益得以提升，由於第一級的輸出緩衝級必須接到下ㄧ級的輸入緩衝級，若輸出緩衝級使用疊接放大器，後級偏壓將會過高，無法推動下一級的追蹤保持放大器，於是將疊接放大器修改為共源極放大器。量測方面，此追蹤保持放大器架構具有DC ~ 10 GHz 3-dB輸入頻寬、38.2 dBc無失真動態範圍、平均增益約為 -5 dB，直流功耗為134毫瓦特，改變率為4 μV/ps，晶片尺寸為2.6× 1.8 mm2。
;This thesis focus on the design and analysis of the low droop rate, high speed broadband track-and-hold amplifiers. The design goals of the proposed circuits are broadband, low droop rate and low dc power consumption. The circuit design, analysis, simulation, and measurement are completely presented in this thesis, and the discussion and conclusion are also addressed for the future works.
The introduction and design principle of the THA will be presented in Chapter 2. A differential cancellation technique is proposed for the track-and-hold stage to reduce the feedthrough during the hold mode. To avoid charge injection, the dummy transistors are adopted in the track-and-hold stage. At the end of the Chapter 2, undersampling technique will be discussed.
The proposed THA with clock buffer is frabricated using TSMC 40 nm CMOS general purpose process in Chapter 3.The common-gate amplifier is adopted to enhance the bandwidth of THA. Moreover, the common source topology is employed to enhance the gain and bandwidth of the THA. For the experimental results, the differential small-signal S-parameters, spurious-free dynamic range (SFDR) and time-domain waveform are performed to completely verify the simulations. The measured 3-dB bandwidths of the THA is 41 GHz with small-signal gain of -4.8 dB. The best SFDR is 49 dBc. The total DC power consumption is 104.1 mW, and the droop rate is 0.35 mV/ps.The chip size is 0.8× 0.9 mm2.
The proposed THA is frabricated using TSMC 0.18 μm SiGe general purpose process in Chapter 4.The distributed amplifier is adopted to enhance the bandwidth of THA. The dc bias and device size selection is addressed with ideal component for the preliminary circuit simulation. Moreover, the Cascode topology is employed to enhance the gain and bandwidth of the THA. The Cascode topology can also improve the isolation during the hold mode. For the experimental results, the differential small-signal S-parameters, spurious-free dynamic range (SFDR) and time-domain waveform are performed to completely verify the simulations. The measured 3-dB bandwidths of the THA is 17 GHz with small-signal gain of -4.8 dB. The best SFDR is 54.8 dBc. The total DC power consumption is 180 mW, and the droop rate is 0.4 mV/ps.The chip size is 1 × 1.3 mm2.
The proposed Master slave THA is frabricated using TSMC 0.18 μm SiGe general purpose process in Chapter 5. To improve the droop rate of the THA in Chpater 4, the THA is resimulated and combined as a master slave topology.The distributed amplifier is be changed to two stages, because three stages will cost a lot of size of the chip . The dc bias and device size selection is addressed with ideal component for the preliminary circuit simulation. Becauce of the dc level is too high for next stage, the cascode topology is changed to common source. For the experimental results, the differential small-signal S-parameters, spurious-free dynamic range (SFDR) and time-domain waveform are performed to completely verify the simulations. The measured 3-dB bandwidths of the THA is 10 GHz with small-signal gain of -5 dB. The best SFDR is 38.2 dBc. The total DC power consumption is 134 mW, and the droop rate is 4 μV/ps.The chip size is 2.6 × 1.8 mm2. |
| 顯示於類別: | [電機工程研究所] 博碩士論文
|
文件中的檔案:
| 檔案 |
描述 |
大小 | 格式 | 瀏覽次數 |
|---|
| index.html | | 0Kb | HTML | 163 | 檢視/開啟 |
|
在NCUIR中所有的資料項目都受到原著作權保護.
|
