中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/77766
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 78937/78937 (100%)
造访人次 : 39859618      在线人数 : 592
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/77766


    题名: 基於全頻譜分析與自動編碼器之EEG訊號特徵提取;EEG Feature Extraction based on Holo-Hilbert Spectral Analysis and Autoencoder
    作者: 楊舜翰;Yang, Shun-Han
    贡献者: 電機工程學系
    关键词: 希爾伯特-黃轉換;經驗模態分解;現場可程式邏輯閘陣列;腦電圖;HHT;EMD;FPGA;EEG
    日期: 2018-08-21
    上传时间: 2018-08-31 14:55:24 (UTC+8)
    出版者: 國立中央大學
    摘要: 本論文討論新型的腦電圖(Electroencephalography, EEG)訊號特徵提取方式。EEG訊號是非線性非平穩訊號,相較於基於假設訊號為線性平穩的傅立葉轉換,希爾伯特-黃轉換(Hilbert Huang Transform, HHT)更適用於處理該類訊號,但該運算在實現上需花費較多時間,然而使用傳統方法的分析需先將資料透過感測器接收後傳輸至電腦再作特徵提取會花費較多的時間,且在傳輸大量資料也較為耗時,若能先經由韌體進行特徵提取降低資料維度或直接由韌體完成腦機介面則可大幅提升效率,本論文欲在韌體上以較少的資源達成腦電訊號及時解析,目標簡化運算流程及運算複雜度。
    在本篇論文中,使用現場可程式邏輯閘陣列(Field-Programmable Gate Array, FPGA)實現透過本論文提出的演算法來進行硬體加速。將腦電訊號轉換為時間-頻率-振幅的三維資料以得到更多資訊,最後以腦波確認其可行性。;This paper discusses a new method of electroencephalography (EEG) signal feature extracting. The EEG signal is a non-linear non-stationary signal. Com-pared with the Fourier transform with hypothetical signal, the Hilbert Huang Transform (HHT) is more suitable for processing such signals, but it takes more operating time.
    The analysis using the traditional method needs to take the data through the sensor and transmit it to the computer for feature extraction, this process takes more time and it also takes more time when transmitting large amount of data. If the feature extraction can be performed first through the firmware to reduce the data dimension or directly complete the brain-computer interface by the firmware, the efficiency can be greatly improved. In this paper, we analysis EEG signals with less resources on the firmware, the target is to simplify the process and the complexity of the operation.
    A field-programmable gate Array (FPGA) is used to implement hardware ac-celeration with the algorithm proposed in this paper. The EEG signal is con-verted into time-frequency-amplitude three-dimensional data for more infor-mation, and finally the brain wave is used to confirm its feasibility.
    显示于类别:[電機工程研究所] 博碩士論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    index.html0KbHTML249检视/开启


    在NCUIR中所有的数据项都受到原著作权保护.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明