English  |  正體中文  |  简体中文  |  Items with full text/Total items : 68069/68069 (100%)
Visitors : 23222314      Online Users : 160
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/81499


    Title: 用於類比電路仿真器的波動數位濾波器之硬體最佳化方法;Resource Optimization for Hardware Generation of WDF-based Circuit Emulators
    Authors: 李孟霖;LI, MENG-LIN
    Contributors: 電機工程學系
    Keywords: 類比電路;仿真;數位波動濾波器
    Date: 2019-08-19
    Issue Date: 2019-09-03 15:57:36 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 隨著製程進步,目前的超大型積體電路設計愈來愈複雜,單晶片系統( System on Chip , SOC ) 已成為設計的主流,由於一個系統通常同時包含數位電路與類比電路,因此類比/混合訊號(Analog/mixed-signal, AMS)電路的驗證在開發晶片的流程中變的重要許多。在這篇論文中,我們採用波動數位濾波器(Wave Digital Filter, WDF)的原理,將類比電路轉成對應的數位電路來進行仿真。此方法使用入射波與反射波的方式描述電路特性,可以將每個類比元件對應至波動數位濾波器架構的數位元件,達成與數位電路一起模擬的目標。
    本論文根據WDF架構仿真流程之相關文獻,建立一個將類比電路自動轉換為WDF結構的數位電路的仿真環境,並使用基於敏感度的方法,將各個配線器的γ值變化表示為與輸入電壓相關的公式,取代以往需要冗長運算時間的查表以及內插方法。而針對電路優化方面,我們運用了整數線性規劃演算法,得出最小所需配線器數量,並套用仿射算數模型,在保有一定精準度下,算出所需的最小位元長度,以此來縮小產生的電路面積。由實驗結果可看出,綜合了以上方法,所產生的WDF類比仿真電路比以往在速度及面積上都有大幅的優化,且自動化環境也使得使用者在進行類比仿真時更加迅速及便利。
    ;With the advance of semiconductor technologies, the design of Very-Large-Scale Integration (VLSI) circuits becomes more complex. System-on-Chip (SOC) has become the main stream of VLSI design style . Because SOC designs usually contain both analog and digital circuits, it is important to have an Analog/Mixed-Signal (AMS) verification flow for chip development. In this thesis, we adopt Wave Digital Filter(WDF) theorem to map analog circuits into digital circuits for emulating analog circuits. This method uses incident and reflected waves to model circuit characteristics. Each analog component can be transformed into digital component in WDF framework to support the co-simulation with digital circuits.
    Based on the previous studies for the simulation process of WDF architectures, this thesis presents an automatic environment for converting analog circuits into WDF structures. Using the sensitivity-based method, the change of γ value at each adaptor becomes a formula related to the input voltage, This approach successfully avoids long calculation time by replacing the look-up table and interpolation method. In order to minimize hardware resource, integer linear programming algorithm is used to obtain the minimum number of required adaptors, The affine arithmetic model is also applied to calculate the minimum bit length with certain precision. As shown in the experimental results combining the proposed methods, the generated WDF circuits are greatly improve in terms of speed and area. The automation environment also improves the convenience for users to do analog emulation
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML33View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明