English  |  正體中文  |  简体中文  |  Items with full text/Total items : 65317/65317 (100%)
Visitors : 21283578      Online Users : 658
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/8320


    Title: FPGA實現3780/2048/4096/8192快速傅立葉轉換處理器;FPGA Implementation of 3780/2048/4096/8192Fast Fourier Transform Processor
    Authors: 彭唯敦;Wei-dun Peng
    Contributors: 通訊工程研究所
    Keywords: 快速傅立葉轉換;正交分頻多工系統;Winograd傅立葉轉換演算法;座標軸數位旋轉計算器;Winograd;CORDIC;FFT;OFDM
    Date: 2009-07-07
    Issue Date: 2009-09-22 11:23:03 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 近年來正交分頻多工(OFDM)系統被廣泛的應用在各式無線通訊系統上,主要其優點為有效對抗符元間干擾(Inter-Symbol Interference)與頻率選擇性衰減的影響。其中快速傅立葉轉換(FFT)處理器為實現正交分頻多工系統的核心,因此在本論文中,將設計與實現一個低複雜度及高效率並可適用於多種OFDM標準系統之快速傅立葉轉換處理器,由於不同正交分頻多工的系統具有相似的硬體架構,藉由增加些許硬體以提高此FFT處理器之利用性。在演算法上,採用Radix-22與Winograd Fourier Transform Algorithm (WFTA) 演算法為基礎且使用單一路徑延遲回授(SDF)之管線架構實現。另外,旋轉因子(Twiddle Factor)的乘法以座標軸數位旋轉計算器(CORDIC)取代複數乘法器。架構中所需用到之記憶體以FPGA內部記憶體(Block Memory)來實現,達到節省硬體資源的目的。最後透過Xilinx Virtex-4 XC4VLX160來實現3780、8192、4096、2048點的快速傅立葉轉換處理器。 In now days, Orthogonal Frequency Division Multiplexing, (OFDM) has been widely adapted in wireless communication to effectively overcome the Inter-Symbol Interference and Frequency Selective Fading Fast Fourier Transform (FFT) is the core technique in achieves Orthogonal Frequency Division Multiplexing, OFDM. In this thesis, we designed and created a low-complex and high performance FFT which can suitable in multiple OFDM standard systems. Due to different OFDM system has similar hardware framework, by raise up hardware to increase utilization of FFT. We adapt Radix-22 and Winograd Fourier Transform Algorithm as foundation and use Single-Path Delay Feedback (SDF) of pipeline-based architecture. Using CORDIC of Twiddle Factor to replace complex multiplexer. Hence, we try to attain decease hardware workload by introducing FPGA Block Memory. Finally, thru Xilinx Virtex-4 XCVLX160 to accomplish 3780、8192、4096、2048 Fast Fourier Transform.
    Appears in Collections:[通訊工程研究所] 博碩士論文

    Files in This Item:

    File SizeFormat
    0KbUnknown1134View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明