超取樣技巧之資料回復系統及USB2之應用; Data Recovery Using Oversampling Technique and Its Application in USB2

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/9223

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/9223

题名:	超取樣技巧之資料回復系統及USB2之應用;Data Recovery Using Oversampling Technique and Its Application in USB2
作者:	郭俊誠;Chun-Cheng Kuo
贡献者:	電機工程研究所
关键词:	資料回覆;超取樣;序列;高速;萬用序列匯流排;data recovery;oversampling;link;high speed;USB
日期:	2001-06-21
上传时间:	2009-09-22 11:43:27 (UTC+8)
出版者:	國立中央大學圖書館
摘要:	近年來，因為多媒體的應用，資料的傳輸量越來越大，而在傳輸的介質上又以便宜的序列匯流排為主要的傳輸介質，所以如何以有限的傳輸線去傳最多的資料是一個很重要的課題，這對接收端的資料回復(Data Recovery)系統也同樣是一個很大的考驗，傳統上以鎖相迴路(Phase Locked Loop)架構完成的資料回復系統會受到製程的限制以致於不適合在高速上的應用。本論文中，我們以萬用串連匯流排(Universal Serial Bus, USB)的高速模式480Mb/s做為我們應用的目標。接下來會對資料回復的一些概略性的介紹。我們選擇整合度高的CMOS而不考慮其他較高速如：GaAs, BiCMOS的製程來完成資料回復電路。最後選擇以超取樣的電路架構來實現USB的資料回復系統。我們提出了一個解決發射端與接收端頻率誤差造成underflow與overflow問題的彈性緩衝(elastically buffer)電路，其規律的架構可以對硬體實現上有很大的幫助，所需的緩衝大小及延遲時間關係也予以推導。整個電路將以tSMC 0.35um 1P4M的數位製程予以實現。整個電路可以工作到625MHz而且可以處理15位元的overflow或是16位元的underflow。 Recently, because of the multimedia applications the bandwidth requirement is increased. The serial bus is primary transmission media result in cost. How to transmit the most data in the limited channel becomes a great problem. Data recovery in the receiver also faces this problem. The traditional Phase Locked Loop based data recovery is not suitable for high-speed applications because of the process limitation. In this thesis, we will implement the high-speed mode data recovery of Universal Serial Bus and its speed is up to 480Mb/s. The concept of the data recovery will be introduce first. We choose CMOS process for its better integrity than GaAs and BiCMOS. Final the data recovery of the USB uses the oversampling circuit architecture. We proposed the elastically buffer architecture used to handle the underflow or overflow problem, which is caused by the frequency offset of transmitter and receiver. Its regular architecture is helpful in hardware implementation. The relationship of the buffer size and latency is also provided. The overall circuits implement in tSMC 0.35um 1P4M digital process. The performance of the data recovery can reach 625MHz and 15 bits overflow or 16 bits underflow can be deal with.
显示于类别:	[電機工程研究所] 博碩士論文

文件中的档案:

档案	大小	格式	浏览次数

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....