中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/9294
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 78818/78818 (100%)
Visitors : 34999506      Online Users : 451
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/9294


    Title: 適用在通訊應用知可參數化數位信號處理器資料通路設計;Parameterized and Embedded DSP Datapath for Communication Systems
    Authors: 鄧君賢;Jun-Xian Teng
    Contributors: 電機工程研究所
    Keywords: 相關性計算;可參數化;數位信號處理器;資料通路;半長度乘法器;datapath;DSP;subword multiplier;correlator;parameterized;configurable
    Date: 2002-07-05
    Issue Date: 2009-09-22 11:44:50 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 摘要 隨著市場的變化越來越快速,晶片設計的時程也變的越來越緊迫,為了能夠在限定時程內完成系統設計,數位訊號處理器可以協助設計人員快速建立系統,然而,全客戶化設計雖耗時較多,卻能夠提供的一定程度的效能提昇。 為了能夠在限定的時間內完成符合目前市場需求以及未來效能提昇的設計,我們提出了可參數化數位訊號處理器設計方法論,並且完成了一系列針對通訊系統設計的特殊功能單元(Special Function Block)。 在資料通路設計(datapath)上,我們針對通訊系統實際應用上對輸入訊號精密度要求的特性,設計了可處理半長度輸入(sub-word input)類型的相乘累加單元,為了能夠利用相同的硬體完成全長度輸入(full-word input)類型的相乘累加,同時兼顧防溢位(overflow)的防護位元(guard bit)運作,我們針對這方面的資料通路設計作了探討。 而在針對通訊系統的應用上,我們提出的可參數化數位訊號處理器可在資料通路及資料讀取上搭配傅立葉運算。另外在相關性運算(correlation)的方面,我們提出了一個為相關性運算所設計的特殊功能單元設計,以及這個特殊功能單元如何與數位訊號處理器共用資料匯流排和加快運算速度。最後,整個可參數化數位處理器的設計流程藉由Visual Basic和C語言所撰寫程式整合在一起。如此一來,藉由可參數化數位訊號處理器搭配上特殊化模組,我們所提出的這種設計方法能夠幫助設計人員建立一個設計環境能夠同時兼顧系統建立的時程以及未來系統效能的提昇。 Abstract In this thesis, a parameterized DSP datapath design and the parameterized DSP design flow are carried out. The proposed parameterized DSP is composed of DSP itself along with special blocks designed for communication systems. We term this kind processor as parameterized ASIC/DSP core. In the DSP datapath design, a subword MAC path with consideration of guard bit allocation is built for application in two different precision situations. Other than the subword MAC path, a correlator designed for WCDMA system is proposed. The correlator is designed to cooperate with DSP and share the same data bus with DSP. A parameterized DSP design flow is also proposed in this thesis, we divide issues during a parameterized DSP develop process into three sorts : arguments, control schemes, and structures. These issues are introduced and solved by establish an parameterized DSP generator, which is designed in Visual Basic and C language.
    Appears in Collections:[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File SizeFormat


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明