English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 64745/64745 (100%)
造訪人次 : 20457208      線上人數 : 284
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/9568


    題名: 1.8V 10Gbps 光纖前級接收端電路設計;1.8V 10Gbps optical receiver front-end circuits design
    作者: 鄭媖蓮;Ying-Lien Cheng
    貢獻者: 電機工程研究所
    關鍵詞: 轉阻放大器;前級接收端電路;限制放大器;transimpedance;limiting amplifier;receiver front-end circuit
    日期: 2003-07-07
    上傳時間: 2009-09-22 11:50:44 (UTC+8)
    出版者: 國立中央大學圖書館
    摘要: 隨著網際網路之普及與多媒體資訊傳播時代的來臨¸ 使用者終端對網路骨幹之資料擷取益趨頻繁,同時對頻寬之須求亦日益增加。光纖網路因兼具寬頻與低耗損之特點,為公認寬頻傳輸之最佳介質與未來網際網路之主要骨幹。光通訊系統應用在高速和長程傳輸通訊已經變成一個主要的趨勢,目前資料傳送速度要求為10Gbps的系統包含了電信傳輸(telecommunication OC-192)及資料傳送(data communication 10Gbps Ethernet)等等。此光通訊系統在區域網路的應用上最重要的考量因素之一便是價格,因此,即使已有許多光纖收發機是使用昂貴的GaAs來實現,但由於製程的進步,現在對於以CMOS.18μm來實現光纖收發器也是件相當具有挑戰性的研究。在我的論文中,我們就是利用TSMC .18μm CMOS來完成一個操作在1.8v 10Gbps的 CMOS 光纖前級接收端電路,這包含了轉阻放大器(Transimpedance Amplifier, TIA)及限制放大器(Limiting Amplifier, LA)。在我的論文中已完成了單晶片的設計。 在光纖前級接收端,TIA接受PIN-diode產生的光電流並將它轉為電壓訊號輸出,之後再由LIA將電壓放大到具有固定振幅的輸出訊號。為了提高輸入訊號動態範圍,在TIA中包含了自動增益控制的電路。在1.8V的操作電壓下,轉阻放大器提供一個50dBW和8GHz的-3dB頻寬。至於LIA的設計,我們利用堆疊式對稱式電感來提高頻寬的表現,這種電感的設計比起一般平面不對稱電感的應用上省了50%以上的面積。在1.8V的操作電壓下,限制放大器有5mV的敏感度、8.4GHz的-3dB頻寬和40dB的增益。 Recently, with the popularity of Internet and multimedia data transportation, the volume of the data transported over the Internet backbone has increased with the growth of the number of Internet users, which has stressed the need for a drastic increase in network bandwidth. Owing to the lowest loss and the highest bandwidth, optical fiber is acknowledged the most appropriate medium for wideband transmission and is a trend for Internet backbone in the future. Optical networking has become a main stream for high speed and long haul data communication. SONET OC-192 is one of the developing high speed communication systems as well as the 10Gbps Ethernet. One of the most important factors for applying optical system to LAN is its cost. Conventionally, optical transceivers are implemented in expensive GaAs process. Nowadays, with the blooming progress in VLSI technology, several GHz front-end circuits in CMOS process have been successively demonstrated. This thesis explores circuit techniques for optical receiver front-end design in 0.18μm CMOS technology. The objective goals of this research are to realize a single chip of 1.8V 10Gbps optical receiver front-end ICs including a transimpedance amplifier and a limiting amplifier. In the receiver front-end, the transimpedance amplifier (TIA) receives the photocurrent produced by photodiode and transforms it to voltage output. The limiting amplifier (LIA) further enlarges the tiny voltage to a fixed and sufficiently large output voltage. In order to enhance the input dynamic range, an automatic gain control circuit is included in TIA design. Under 1.8V supply voltage, the TIA provides a conversion gain of 50dBW with a –3dB bandwidth of 8GHz, and its input dynamic range is from –15dBm to 9dBm. The limiting amplifier achieves an input sensitivity of 5mv, -3dB bandwidth of 8.4GHz and conversion gain of 40dB, and the output voltage is fixed at 400mV under 1.8V voltage operation.
    顯示於類別:[電機工程研究所] 博碩士論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    0KbUnknown1546檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋  - 隱私權政策聲明