English  |  正體中文  |  简体中文  |  Items with full text/Total items : 66984/66984 (100%)
Visitors : 22912649      Online Users : 279
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/9570


    Title: 數位有限脈衝響應多速率無乘法之濾波器/降頻器/升頻器設計及其模組產生器;Multiplierless Multirate FIR Digital Filter / Decimator / Interpolator Module Generator
    Authors: 鄭凱元;Kai-Yuan Cheng
    Contributors: 電機工程研究所
    Keywords: 模組產生器;合成器;矽智產;低功率;濾波器;多級多速率;CSD;interpolator;IFIR;polyphase;multiplierless;decimator;filter;SIP;multistage;multirate;module generator;synthesizer;low power
    Date: 2003-07-07
    Issue Date: 2009-09-22 11:50:47 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 在本篇論文中﹐我們實現了一個濾波器模組產生器。使用者能夠藉由此產生器﹐自動設計出高速低複雜度的數位有限脈衝響應多速率濾波器。此產生器利用線性相位濾波器的對稱性架構﹐並運用多級多速率IFIR濾波器的方法﹐以達到低複雜度之目的。此外﹐運用polyphase representation將濾波器分解成多個子濾波器。所產生的濾波器﹐利用CSD乘法器、transposed direct式架構、和CSA以達到高速的要求。為了擁有良好的適應性﹐輸出的程式碼將以可合成的行為階層硬體描述語言撰寫﹐讓合成工具軟體能依據使用者所指定的條件選擇最適合的架構。 最後﹐我們提供了一個用於64-QAM基頻解調器的濾波器設計實例。使用Synopsys的合成工具並採用TSMC 0.25μm製程設計晶片。結果在低複雜度應用方面﹐減少了32%的面積﹐並節省下44%的功率消耗。而對於高速應用方面﹐此晶片能操作在680 MHz。除此之外﹐還有兩個以此模組產生器設計多階多速率濾波器的例子。 A module generator, which can automate the process of designing high-speed low-complexity multirate FIR digital filters, is presented. The generator exploit architectural symmetries in linear phase filters and multistage multirate interpolated FIR filter design methodology for low complexity. In addition, the polyphase representation is used to decompose the filter into subfilters. The resulting filters utilize canonic signed digit (CSD) multipliers, a transposed direct form structure, and carry-save addition for high speed. The generator is designed for maximum flexibility that the output codes are written in a synthesizable behavioral level hardware description language (HDL), which allows the synthesis tool to select the appropriate architecture from user’s constraints. Finally, a filter design example for 64-QAM baseband demodulator is given. The chip is deigned with TSMC 0.25um process by using the synthesis tool of Synopsys. The area is reduced by 32 percent and the power dissipation is saved by 44 percent for low-complexity applications. Moreover, for high-speed application, the chip can operate at 680 MHz throughput rate. In addition, results of two multistage multirate examples designed with the module generator are also presented.
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File SizeFormat
    0KbUnknown663View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明