English  |  正體中文  |  简体中文  |  Items with full text/Total items : 65317/65317 (100%)
Visitors : 21325633      Online Users : 253
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/9592


    Title: 使用低增益寬頻率調整範圍壓控震盪器 之1.25-GHz八相位鎖相迴路;A 1.25-GHz, 8-phase phase-locked loop with low gain and wide tuning range VCO
    Authors: 徐仁乾;Jen-Chien Hsu
    Contributors: 電機工程研究所
    Keywords: 雙迴路;鎖相迴路;時脈抖動;PLL;Dual Loop;Jitter
    Date: 2003-06-16
    Issue Date: 2009-09-22 11:51:15 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 在這一個論文中,我們設計了兩個鎖相迴路,第一個是使用傳統電荷充放器(Charge pump)以及相位頻率偵測器(Phase frequency detector)為基本架構的鎖相迴路,操作在1.25GHz並有多相位的輸出。第二個鎖相迴路使用雙迴路架構,並使用兩個控制訊號來控制一個粗調/微調壓控震盪器,這個雙迴路的架構可以降低控制電壓雜訊所造成的時脈抖動,當雙迴路鎖相迴路在獲取狀態時,兩個迴路同時工作以達成鎖定,當鎖相迴路達到穩定時,粗調部分的迴路將會停止工作並且讓微調部分的迴路維持鎖定狀態,因為微調部分的迴路具有較小的壓控震盪器(Voltage controlled oscillator)增益,所以由控制電壓雜訊所產生的時脈抖動將會縮小。兩個鎖相迴路都可以應用在高速傳輸介面(High speed serial link)的傳送端。由模擬的結果得到第一個鎖相迴路具有6ps的時脈抖動,而第二個鎖相迴路具有3.8ps的時脈抖動。兩個鎖相迴路都可以使用台機電0.18 1P6M製程以及操作在1.8伏特。 In this thesis we design two phase-locked loops. The first phase-locked loop is a traditional one which utilize charge-pump and phase-frequency detector as the basic structure. It operates at 1.25GHz with multi-phase outputs. The second phase-locked loop is a dual loop phase-locked loop using the coarse/fine tune voltage controlled oscillator and two control paths. The dual loop structure can suppress the jitter induced by the control voltage noise. When the dual loop phase-locked loop is in acquisition state, both loops are active to achieve lock. After the phase-locked loop is in the steady state, the coarse tune loop stops working and leaves the fine tune loop to maintain the lock. Because the fine tune loop has the control path with smaller VCO gain, the jitter induced by the control voltage noise will be suppressed. Both phase-locked loops can be applied in the high speed serial link transmitter. The simulation results shows that the first phase-locked loop has 6ps peak to peak jitter and the second has 3.8ps peak to peak jitter. Both phase-locked loops can be fabricated in TSMC 0.18μm 1P4M technology with 1.8V power supply voltage.
    Appears in Collections:[電機工程研究所] 博碩士論文

    Files in This Item:

    File SizeFormat
    0KbUnknown753View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明