適用於二維及三維半導體元件模擬的可調變式元件切割法; Flexible Device Partition Method in 2-D and 3-D Semiconductor Device Simulation

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/9734

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/9734

Title:	適用於二維及三維半導體元件模擬的可調變式元件切割法;Flexible Device Partition Method in 2-D and 3-D Semiconductor Device Simulation
Authors:	鄭義憲;Yi-Shian Jeng
Contributors:	電機工程研究所
Keywords:	元件切割法;Device Partition Method
Date:	2004-06-24
Issue Date:	2009-09-22 11:54:46 (UTC+8)
Publisher:	國立中央大學圖書館
Abstract:	本論文主要是探討如何有效的節省在模擬半導體元件時所需要的記憶體空間，利用元件分割法可以在執行程式時大大的減少所需要的記憶體空間。因此，我們可以藉此優點來增加元件的點數而得到更精確的模擬結果。利用所開發的可調變式元件分割法，我們可以根據當時所需要的狀況來自由的調整欲分割的數目，使得模擬的過程能更加有效率，並將之應用在二維及三維的半導體元件模擬上。最後，我們將會利用上述的方法去模擬傳輸閘，並利用其模擬的結果來說明傳輸閘運用在電路設計上的優點。 In this thesis, we focus on how to effectively save the required memory space when simulate a semiconductor device. We can substantially reduce the required memory space by using device partition method. So, we can increase the node numbers by taking the advantage of device partition method and get the most accurate result. We developed the Flexible Device Partition Method. By using this method, we can partition the device into several parts as we want. So it can work more efficiently, and we will apply it to 2-D and 3-D device simulation. Finally, we will use this method to simulate a transmission-gate circuit and show the advantage of T-G in circuit design.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Size	Format

社群 sharing

Loading...