基於鎖相迴路之多重相位脈波產生器; PLL Based Multi-Phases Clock Generator

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/9856

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/9856

题名:	基於鎖相迴路之多重相位脈波產生器;PLL Based Multi-Phases Clock Generator
作者:	黃俊豪;Jyun-Huo Haung
贡献者:	電機工程研究所
关键词:	鎖相迴路;多重相位;Phase-locked loop;multi-phases
日期:	2005-07-08
上传时间:	2009-09-22 11:58:02 (UTC+8)
出版者:	國立中央大學圖書館
摘要:	晶片操作頻率及傳輸頻寬的增加引起了數兆赫時脈的龐大需求。然而單一時脈的頻率卻受限於信號反射、耦合以及供應電源的彈跳。因此多相位時脈技術被發展用來增進訊號的完整性及可靠度。它使用N個相位時脈取代單一的高頻時脈，而且能使頻率減少至單一時脈頻率的1/N。然而，多相位時脈的分佈卻是一個挑戰。時脈的繞線增加額外的面積和時序的不確定性。因此，我們提出一個創新的架構增進時序的效能以及減少繞線的面積。這個架構包含一個環形震盪器形式的鎖相迴路、相位打散器以及可調適四相位時脈信號產生器。雖然鎖相迴路的理論已經被深入發展，我們仍推導出實用的公式可以推算系統參數。多相位時脈由鎖相迴路產生而且靠著相位打散器傳遞，相位打散器被提出用來平均相位誤差。因為這個架構僅傳遞1/4數量的相位在時脈分佈上，繞線跟時脈信號緩衝器的功率消耗減少。最後，可調適四相位時脈信號產生器被用在廣域的次模組電路。這個電路由單一時脈再生四相位時脈，而且由於我們加入回授設計使這個電路增進了更廣的操作頻率範圍。兩個鎖相迴路已經以台積電0.18微米1P4M CMOS製程與聯電0.13微米1P8M CMOS製程實作，而在此發表的多相位分佈架構將以聯電0.13微米1P8M CMOS製程設計。 Increases of chip operation frequency and transmission bandwidth result in a great demands for multi-GHz clocking. However the frequency of a single clocking is limited due to signal reflection, coupling, and supply bounce. Therefore, multi-phases clocking technique is developed to improve signal integrity and reliability. It uses N-phases clocking to replace single high frequency clocking, and can reduce frequency to 1/N of single clocking frequency. However, there is a challenge to the distribution of multi-phases clocking. The clocking routing increases the area overhead and timing uncertainty. Therefore, we propose a novel architecture to improve timing performance and reduce routing area. This architecture includes a ring-oscillator-based PLL, phase blenders, and adaptive quadrature clock generator. Although the PLL theory has been well developed, we derive practical and useful equations to estimate system parameters. The multi-phases clocking is generated by PLL and delivered by phase blenders, which has been proposed to average phase error. Because this architecture only delivers 1/4 numbers of phases on clock distribution, routing area and power consumption of clock buffers is decreased. Finally, the adaptive quadrature clock generators are employed in the global sub-module circuits. This circuit regenerates quadrature phases clocking from a single clocking and it has been improved to wider operation frequency range due to our feedback design. Two PLLs are implemented in tsmc 0.18μm 1P4M CMOS process and UMC 0.13μm 1P8M CMOS process, and the proposed multi-phases distribution architecture is designed in UMC 0.13μm 1P8M CMOS process.
显示于类别:	[電機工程研究所] 博碩士論文

文件中的档案:

档案	大小	格式	浏览次数

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....