寬頻劃碼多工進接接收機之射頻前端電路研製; The Study of RF Front-End Circuits for WCDMA Receiver

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/9870

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/9870

Title:	寬頻劃碼多工進接接收機之射頻前端電路研製;The Study of RF Front-End Circuits for WCDMA Receiver
Authors:	蔡志育;Chih-Yu Tsai
Contributors:	電機工程研究所
Keywords:	寬頻劃碼多工進接;射頻接收機;矽鍺雙載子互補金屬氧化半導體製程;RF Receiver;SiGe BiCMOS process;WCDMA
Date:	2005-06-20
Issue Date:	2009-09-22 11:58:24 (UTC+8)
Publisher:	國立中央大學圖書館
Abstract:	摘要本論文採用台積電0.35微米矽鍺雙載子互補金屬氧化半導體製程，實現寬頻劃碼多工進接接收機之射頻前端電路；論文內容分成接收機系統之規格分析與電路設計兩部分，其中第二章為寬頻劃碼多工進接接收機系統之設計規劃，根據3GPP規範與測試標準，推導出射頻接收機之系統規格：雜訊指數<8.7dB，相鄰頻道靈敏度>34dB，輸入二階截取點>-15dBm，輸入三階截取點>-16.8dBm，在與振盪頻率距8MHz的相位雜訊<-129dBc/Hz。第二部分的接收機之射頻前端電路設計為主要研究內容，包含低雜訊放大器、混波器、壓控振盪器與除頻器，以下將概述各電路之實際量測結果：第三章為微混波器設計，其量測結果轉換增益8dB，輸入1dB壓縮點為-12dBm，輸入三階截取點為2dBm，所有埠之間的訊號隔離度皆大於23dB，中頻頻寬為150MHz。第四章為差動式可變增益低雜訊放大器，其量測結果增益16.5dB，雜訊指數為2.1dB，輸入1 dB壓縮點為-15dBm，輸入三階截取點為-2dBm，增益控制範圍為11dB。第五章為全對稱差動式可變增益接收機，其量測結果轉換增益16dB，雜訊指數為3.2dB，輸入1 dB壓縮點為-30dBm，輸入二階截取點為25dBm，輸入三階截取點為-17dBm，所有埠之間的訊號隔離度皆大於32dB，增益控制範圍為11dB。第六章為雙端考畢茲壓控振盪器與除頻器的設計，其中2.15GHz振盪器量測結果為相位雜訊-97.3dBc/Hz，輸出功率為-9dBm，可調頻率範圍為225MHz；4.3GHz振盪器與除頻器量測結果為相位雜訊-94.6dBc/Hz，輸出功率為-6dBm，可調頻率範圍為379MHz，除頻器輸出功率為-8.58dBm。 Abstract In this work, RF front-end circuit for WCDMA receiver is implemented by using tsmc SiGe 0.35?m BiCMOS process. This thesis is divided into two parts which are the analysis system-level specifications of WCDMA receiver and front-end circuits design. The first part is described in chapter 2, The detail derive of the receiver requirements according to the 3GPP specifications and standard testing are introduced. The required specifications are as following: NF<8.7dB, Adjacent-Channel Selectivity>34dB, IIP2>-15.6dBm, IIP3>-16.8dBm and Phase Noise<-129dBc @ 8MHz offset. The second part of RF front-end circuit for WCDMA receiver is the main research in this thesis, such as low noise amplifier, micromixer, voltage-controlled oscillator and frequency divider designs. Following are the measured results of these designs. Chapter 3 is micromixer design and the measurements of conversion gain is 8dB, input power at the 1-dB gain compression point is -12dBm, input third-order intercept point is 2dBm, all port-to-port isolations are greater than 23dB and IF bandwidth is 150MHz. Chapter 4 is the design of differential variable gain LNA and the measurements of gain is 16.5dB, noise figure is 2.1dB, input power at the 1-dB gain impression point is -15dBm, input third-order intercept point is -2dBm and gain control range is 11dB. Chapter 5 is the design of fully differential variable gain receiver and the measurements of conversion gain is 16dB, noise figure is 3.2dB, input power at the 1-dB gain impression point is -30dBm, input second-order intercept point is 25dBm, input third-order intercept point is -17dBm, all port-to-port isolation is greater than 32dB and gain control range is 11dB. Chapter 6 is the design of differential Colpitts VCO and frequency divider, the measurements of 2.15GHz VCO are as following: phase noise: -97dBc/Hz @100KHz offset, output power: -9dBm and tuning range: 225MHz. The measurements of 4.3GHz VCO and frequency divider are following: phase noise: -94.6dBc/Hz @100KHz offset, output power: -6dBm, tuning range: 379MHz and divider output power is -8.58dBm.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Size	Format

社群 sharing

Loading...