兆元位元率之平行化可適性決策回饋等化器設計與實作; Design and Implementation of Multi-Giga Bit Parallel Adaptive Decision Feedback Equalizer

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/9948

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/9948

题名:	兆元位元率之平行化可適性決策回饋等化器設計與實作;Design and Implementation of Multi-Giga Bit Parallel Adaptive Decision Feedback Equalizer
作者:	林志雄;Chi-Shiung Lin
贡献者:	電機工程研究所
关键词:	高速等化器;equalizer
日期:	2006-07-07
上传时间:	2009-09-22 12:01:41 (UTC+8)
出版者:	國立中央大學圖書館
摘要:	高速網際網路與傳輸技術在近年來蓬勃的發展，使得目前通訊系統已經達到相當快的傳輸速率，根據近年來所訂定的通訊系統標準，系統的符碼速率(Data rate)已達到每秒數億符碼(Gbps)，甚至每秒千億符碼的數量級。隨著符碼速率的大量增加，交互符碼干擾(Inter-symbol interference, ISI)是經常存在，且對傳輸訊號有著嚴重的干擾，可適性決策回饋等化器(Adaptive decision feedback equalizer, ADFE)在目前的通訊系統中佔了相當重要的角色，因為一個好的等化器決定了整個系統的傳輸速率和符碼錯誤率(Bit error rate, BER)，且佔了相當多的運算量。然而，可適性決策回饋等化器及最小均方演算法(LMS algorithm)的回授架構限制了等化器的速度，要達到如此的高的符碼速率是相當困難的。本論文依據IEEE 802.3ae工作小組所訂定的百億位元乙太網路系統(10-Gigabit Ethernet System)規格，提出了一個高速等化器設計，並且可以適用於10GBase-LX4光纖通訊系統。我們以台積電0.13μm CMOS 製程完成了3.5Gbps全數位可適性決策回饋等化器之晶片設計，此晶片面積為1.55 × 1.55 mm2，消耗功率在3.5Gbps的取樣速率下則為110 mW。 Internet and data transmission technique are going to grow fast, the trend of recent Ethernet system will make a high effort to provide high data rate services. According to the related standard about high speed wire-lined communication system, the data rate is more than gigabits per second, even several gigabits per second. Hence, for the high transmitted data rate, the Inter-Symbol Interference (ISI) effect always exists, and it is serious and dominant for the signal distortion. The design of Adaptive Decision Feedback Equalizer (ADFE) is very important because it determines the system performance, such as Bit Error Rate (BER) and data rate. The computation cost of ADFE is also large for hardware implementation. The conventional ADFE and the Least-Mean-Square (LMS) algorithm inherently have feedback inside the data flow and the operating frequency is limited by the feedback structures. The internal feedback or recursive in the architecture algorithms makes it difficult to implement systems concurrency in the form of either pipelined or paralleled processing. This thesis provides a high speed equalizer design, and it is suitable for the 10GBase-LX4 Ethernet system in IEEE 802.3ae standard (IEEE 802.3ae Ad-hoc database). We design and implement an all digital 3.5Gbps blind ADFE based on the TSMC 0.13 μm CMOS technology. The implementation shows that the chip area is 1.55 × 1.55 mm2 with operation up to 3.5 Gbps using 1.2-V supply and dissipates 110 mW.
显示于类别:	[電機工程研究所] 博碩士論文

文件中的档案:

档案	大小	格式	浏览次数

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....