設計於90奈米製程輸出頻率為100MHz-1GHz之具可適應性頻寬鎖相迴路; A 100MHz-1GHz Adaptive Bandwidth Phase-locked Loop Designed in 90nm Process

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/9958

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/9958

題名:	設計於90奈米製程輸出頻率為100MHz-1GHz之具可適應性頻寬鎖相迴路;A 100MHz-1GHz Adaptive Bandwidth Phase-locked Loop Designed in 90nm Process
作者:	張凱斐;Kai-Fei Chang
貢獻者:	電機工程研究所
關鍵詞:	90奈米製程;寬範圍操作;鎖相迴路;90nm process;PLL;wide range operation
日期:	2006-07-06
上傳時間:	2009-09-22 12:01:53 (UTC+8)
出版者:	國立中央大學圖書館
摘要:	隨著超大型積體電路設計在速度的效能上快速的增加，而現在的單位面積中所包含的電晶體越來越多，所導致的延遲相對提升，在晶片設計中精確的時序時脈是必須的，尤其目前朝向單晶片系統設計(System-on-Chip Design)，在不同的子電路方塊當中常常會發生工作相位不同，因此，在主時脈進入子電路方塊之前是需要鎖相迴路(PLL)做相位校準的動作，使得所有晶片內各子電路的工作時脈同相位。鎖相迴路在設計上最大的挑戰，除了低抖動(low jitter)、快速鎖定、低功率消耗等效能上的改善外，固定的電路參數限制使得一般的鎖相迴路僅能使用在特定規格上的系統，而降低其應用性。而頻寬(Wn)、相位邊限(Phase margin)等等的系統參數，決定了鎖相迴路整個系統的抖動和穩定度(Stability)。本論文針對鎖相迴路的頻寬與相位邊限參數推導，提出一個鎖相迴路可隨著各式的輸入參考頻率(Reference frequency)與倍頻係數(Multiplication Factor)的不同，依舊達到最小的時脈抖動與確保系統穩定。是利用Switch-capacitor equivalent resistor、programmable inverse-linear current mirror等外加電路，可自動改變鎖相迴路中充電泵的電流以及迴路濾波器裡面的電阻值，以達寬範圍操作的鎖相迴路。並且探討鎖相迴路在90奈米製程下，充電泵的漏電電流與大倍頻係數對時脈抖動的影響，利用具增益放大器的充電泵來改善此現象。本篇論文以UMC 90nm 1P9M CMOS製程來實現，工作電壓為1V。量測結果: 鎖相迴路的輸入參考頻率為1M~50MHz，倍頻係數為2-1023，輸出的操作頻率為100MHz-1GHz皆可鎖定，最大時脈抖動(peak-to-peak jitter)小於輸出頻率的15.5%，而在操作頻率為1GHz、倍頻係數為20的狀態下，全部功率消耗22mW。 When the efficiency of the speed with the very large-scale integrated (VSLI) circuit increases fast, there are more and more transistors in the unit area, because of these, the timing delay is promoted relatively. The accurate clock is necessary in chip design, especially the SOC (System-on-chip) design is developed, however, there is often phase error or clock skew which generate asynchronous phenomenon in different sub-circuit blocks. In this reason, the phase locked loop (PLL) is used to correct the clock phase when the major clock inputs the sub-circuit, and it can lead the operation clock of the sub-circuit into the same clock phase. The challenge in designing the PLL, besides the improvement of the performance like low jitter, fast locking, and low power consumption, the restrictions of fixed loop parameters make the normal PLL just used in the specific standards, and that reduces the applications of the PLL. The loop parameters such as loop bandwidth and phase margin determine jitter performance and system stability. According to the restrictions of the PLL, this thesis employs formula derives to find the relationship between the loop parameters. Furthermore, we propose the architecture of PLL that can be adjusted to minimize jitter and to guarantee the stability with the reference frequency and multiplication factor. We use switch-capacitor equivalent resistor and programmable inverse-linear current mirror to adjust the current of charge pump and the resistor of loop filter in PLL for wide range operation. In the discussion of leakage current and large multiplication of PLL for 90nm process, we use the charge pump with OP amp to improve the effect. We use the UMC 90nm 1P9M CMOS process with 1-voltage supply voltage in this thesis. The measurement results is that the oscillator output of this PLL is locked between 100MHz and 1GHz when the input reference frequency is 1MHz-50MHz and multiplication factor is 2-1023 and the peak-to-peak jitter is less than 15.5% of output frequency. The total power consumption of the proposed PLL is 22mW at 20 multiplication factor, 1GHz operation frequency.
顯示於類別:	[電機工程研究所] 博碩士論文

文件中的檔案:

檔案	大小	格式	瀏覽次數

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....