With the nano-scale technology. an system-on-chip (SOC) design may consist of many reusable cores front multiple sources. This causes that the complexity of SOC testing is much higher than that of conventional VLSI chip testing. One of the SOC test challe
