0.5-6 GHz low-voltage low-power mixer using a modified cascode topology in 0.18 mu m CMOS technology

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/52009

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/52009

Title:	0.5-6 GHz low-voltage low-power mixer using a modified cascode topology in 0.18 mu m CMOS technology
Authors:	Liang,KH;Chang,HY
Contributors:	電機工程學系
Keywords:	ANALOG MULTIPLIER;0.18-MU-M CMOS;RF CMOS;PERFORMANCE;DC
Date:	2011
Issue Date:	2012-03-28 10:13:11 (UTC+8)
Publisher:	國立中央大學
Abstract:	A broadband low-voltage low-power down-conversion mixer using a 0.18 mu m standard CMOS process is presented. The proposed mixer uses a modified cascode topology with a bulk-injection technique to achieve low-voltage and low-power performance. The mixer features a maximum conversion gain of 6 dB at a radio frequency (RF) of 2.4 GHz, a single-sideband (SSB) noise figure of 15.2 dB, and an input third-order intercept point (IIP3) of 0 dBm. Moreover, the chip area of the mixer core is only 0.15 x 0.23 mm(2). The measured 3 dB RF bandwidth is from 0.5 to 6 GHz with an intermediate frequency (IF) of 100 MHz. The optimum DC supply voltage (V(DD)) can be scaled down to 0.7 V with a drain current within 0.4 mA. The supply voltage and DC power of this circuit can be compatible with an advanced 90 or 65 nm CMOS technology.
Relation:	IET MICROWAVES ANTENNAS & PROPAGATION
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	1575	View/Open

社群 sharing