A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/52019

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/52019

Title:	A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit
Authors:	Cheng,KH;Hong,KW;Chen,CH;Liu,JC
Contributors:	電機工程學系
Keywords:	SYNCHRONOUS MIRROR DELAY
Date:	2011
Issue Date:	2012-03-28 10:13:26 (UTC+8)
Publisher:	國立中央大學
Abstract:	This study proposes a high precision fast locking arbitrary duty cycle clock synchronization (HPCS) circuit. This HPCS is capable of synchronizing the external clock and the internal clock in three clock cycles. By using three innovative techniques, the proposed HPCS can also reduce the clock skew between the external clock and the internal clock in a chip. First, by modifying the mirror control circuit, the HPCS operates correctly with an arbitrary duty cycle (25%-75%) clock signal. Second, the HPCS works precisely and ignores the effect of output load changes by moving the measurement delay line beyond the output driver. Finally, the HPCS can enhance the resolution between the external clock and internal clock with a fine tuning structure. After phase locking, the maximum static phase error is less than 20 ps. The proposed chip is fabricated in a TSMC 130-nm CMOS process, and has an operating frequency range from 300 to 600 MHz. At 600 MHz, the power consumption and rms jitter are 2.4 mW and 3.06 ps, respectively. The active area of this chip is 0.3 x 0.13 mm(2).
Relation:	IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	823	View/Open

社群 sharing

Loading...