用於類比電路仿真器的 波動數位濾波器架構之定點數實現方法;Fixed-Point Implementation of Wave Digital Filters for Analog Circuit Emulation

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/74961

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/74961

題名:	用於類比電路仿真器的波動數位濾波器架構之定點數實現方法;Fixed-Point Implementation of Wave Digital Filters for Analog Circuit Emulation
作者:	劉如軒;Liu, Loo-Shean
貢獻者:	電機工程學系
關鍵詞:	波動數位濾波器;仿真;定點數;類比電路仿真器;wave digital filiter;emulation;fixed-point;analog circuit emulator
日期:	2017-08-18
上傳時間:	2017-10-27 16:13:09 (UTC+8)
出版者:	國立中央大學
摘要:	隨著製程進步，目前的超大型積體電路設計愈來愈複雜，單晶片系統( System on Chip , SOC ) 成為設計的選項之一，由於一個系統通常同時包含數位電路與類比電路，因此類比/混合訊號(Analog/mixed-signal, AMS)電路的驗證在開發晶片的流程中變的重要許多。在這篇論文中，我們採用波動數位濾波器(Wave Digital Filter, WDF)的原理，將類比電路轉成對應的數位電路來進行仿真。此方法使用入射波與反射波的方式描述電路特性，可以將每個類比元件對應至波動數位濾波器架構的數位元件，達成與數位電路一起模擬的目標。本研究根據WDF架構仿真流程之相關文獻，開發硬體實現流程，建立仿真電路硬體架構，並實現於FPGA板上，使得整個仿真流程完整。也添加了定點數設計概念到硬體實現流程中來降低複雜度，並發展了定點數轉換流程。關於非線性的MOS元件，也成功以查表法的方式實作出來，解決了MOS元件數位化的問題。由實驗結果得知，定點數設計與浮點數設計的硬體資源使用率相當，準確度與HSPICE模擬波形相比，相關係數皆有在0.98以上，但於處理速度方面來說，定點數設計快浮點數約4倍多，因此相較於浮點數設計，定點數設計是個更加的選擇。 ;With the advance of process technologies, the design of Very-Large-Scale Integration (VLSI) circuits is becoming more complex. System on Chip (SOC) has become one possible option of VLSI design. Because SOC designs usually contain both analog and digital circuits, it is important to have an Analog/Mixed-Signal (AMS) verification flow for chip development. In this thesis, we adopt Wave Digital Filter theory to map analog circuits into digital circuits for emulating analog circuits. This method uses incident and reflected waves to model circuit characteristics. Each analog component can be transformed into digital component in WDF framework to support the co-simulation with digital circuits. Based on the relevant research of WDF emulation process, this thesis develops the hardware implementation flow to establish the hardware structure of the emulator. The whole emulator has been implemented on FPGA to verify the whole flow of WDF emulation. In addition, this thesis adopts the fixed-point design concept to the hardware implementation to reduce the complexity and develops fixed-point conversion flow. About the non-linear MOS components, we also successfully implement the table lookup approach on FPGA to solve the digitalization issue. According to the experimental results, the hardware resource usage of the fixed-point design and the floating-point design is similar. In terms of accuracy, the correlation coefficient of waveform between WDF and HSPICE is higher than 0.98. However, the processing speed of fixed-point design is more than 4 times than that of floating-point design. Therefore, compared to floating-point design, fixed-point design is an appropriate choice.
顯示於類別:	[電機工程研究所] 博碩士論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	248	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....