毫米波氮化鎵高電子遷移率電晶體之研製;Fabrication of Millimeter Wave GaN-Based High Electron Mobility Transistors

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 博碩士論文 > Item 987654321/84239

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/84239

题名:	毫米波氮化鎵高電子遷移率電晶體之研製;Fabrication of Millimeter Wave GaN-Based High Electron Mobility Transistors
作者:	李健民;Li, Jian-Min
贡献者:	電機工程學系
关键词:	氮化鎵;高電子遷移率電晶體;毫米波;光學微影;GaN;HEMT;mm-wave;I-line
日期:	2020-08-20
上传时间:	2020-09-02 18:32:02 (UTC+8)
出版者:	國立中央大學
摘要:	氮化鎵高電子遷移率電晶體由於其優異的高崩潰電場和高電子飽和速度等特性，在射頻功率放大器之應用具有極大潛力。為應用於毫米波頻段，氮化鎵高電子遷移率電晶體之閘極長度必須縮小至0.2微米或以下。通常此類元件是以電子束微影技術製作，本論文研究則以低生產成本的I-line光學微影技術來製作元件，透過蝕刻回填方式，突破光學微影的極限，達到閘極微縮的效果。　　本研究製作之次微米高電子遷移率電晶體，其閘極微縮是利用鈍化層開洞後進行回填的密合現象，再透過電漿非等向性的蝕刻，達到閘極微縮的效果，此製程形成之T型閘極頭部有鈍化層支撐，故可大幅提升製程良率。經過多次製程改良，依序調整曝光劑量與修改光罩尺寸，將曝光關鍵尺寸從0.7μm縮小至0.26μm，並利用氧化鋁的高蝕刻選擇比的材料特性，保持蝕刻垂直度，經過蝕刻回填製程後，最終閘極線寬逐漸從0.27μm微縮至93 nm，達到奈米級的尺寸。　　本論文以蝕刻回填的方式製作出閘極線寬為0.27μm的氮化鎵高電子遷移率電晶體，元件之直流轉導最大值(gm,max)為439mS/mm；高頻小訊號特性fT=44GHz，fmax=71GHz，其特性與國際使用電子束微影的研究團隊相比，在相同閘極線寬下，可以有相當的表現，顯示出以光學微影製作小線寬閘極在市場上的價值。 ;GaN-based high electron mobility transistors (HEMTs) offer great potential in applications such as millimeter-wave power amplifiers due to its excellent high breakdown electric field and high electron saturation velocity. In order to achieve the required device performance in the mm-wave frequency band, the gate length must be scaled down to 0.2 μm or less. Usually, such a small gate footprint is achieved by using electron beam lithography (EBL). In this work, we have demonstrated a cost-effective way to fabricate sub-200 nm T-gate by using I-line optical lithography through etching and backfilling method and further pushed the limit of optical lithography.　　 The T-gate process consists of depositing a SixNy layer by PECVD followed by defining and opening a window by i-line stepper and ICP etching. The window is subsequently filled by the second layer of SixNy, leading a “U”-shaped surface morphology due to the conformal deposition. The gate footprint is then defined by anisotropic etching to the bottom region of the “U” shaped area followed by the deposition of Ni/Au metal stack. The exposure dose and mask modification are adjusted through several process modifications. The critical exposure size is reduced from 0.7 μm to 0.26 μm, and the high etching selectivity of aluminum oxide is used to maintain the verticality of the etching. The gate length is scaled down from 0.27 μm to 93 nm after etching the backfilled SixNy. 　 Furthermore, the fabricated devices exhibit excellent DC and RF characteristics. The maximum DC transconductance (gm,max) of 439 mS/mm, small-signal current gain cut-off frequency (fT) of 44 GHz and power gain cutoff frequency (fmax) of 71 GHz are achieved on a device with 0.27 μm gate length. This excellent DC and RF performance is comparable to those of the devices fabricated by using EBL. Therefore, the use of low-cost low-resistivity silicon substrate (LR-Si) and electron beam lithography-free process may help to realize cost-effective RF-GaN HEMTs for next-generation mm-wave applications.
显示于类别:	[電機工程研究所] 博碩士論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	204	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....