An all-digital clock synchronization buffer with one cycle dynamic synchronizing

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/106580

請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/106580

題名:	An all-digital clock synchronization buffer with one cycle dynamic synchronizing
作者:	鄭國興;Cheng, Kuo-Hsing;Hong, Kai-Wei;Hsu, Chi-Fa;Jiang, Bo-Qian
貢獻者:	資訊電機學院電機工程學系
關鍵詞:	Applied sciences;Arbitrary duty cycle;clock synchronization buffer (CSB);Clocks;Delay;Design. Technologies. Operation analysis. Testing;Electronics;Exact sciences and technology;fast locking;Integrated circuits;one cycle dynamic locking;Power demand;Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices;Synchronization;synchronous mirror delay (SMD);Tuning
日期:	2012-01-01
上傳時間:	2026-04-23 13:29:24 (UTC+8)
出版者:	Institute of Electrical and Electronics Engineers Inc.;New York, NY: IEEE
摘要:	摘要： This paper proposes an all-digital clock synchronization buffer (CSB) with one-cycle dynamic synchronization. The CSB synchronizes the input and output clocks in three clock cycles but maintains one cycle at fastest operating frequency. The CSB achieves one-cycle dynamic locking and synchronizes the dynamic frequencies with a modified structure. The CSB compensates for dynamic phase error with a modified fine-tuned circuit. The chip is fabricated using a 130-nm standard CMOS process. Its operating frequency range is between 300 MHz and 800 MHz. The power consumption and RMS jitter are 2.4 mW and 2.25 ps at 800 MHz, respectively. The active area of this chip is 0.015 mm 2 . 其他題名： TVLSI 出版者： New York, NY: IEEE 出版日期： 2012-10-01 出處： IEEE transactions on very large scale integration (VLSI) systems, 2012-10, Vol.20 (10), p.1818-1827 資源來源： IEEE Electronic Library (IEL) 版權： 2015 INIST-CNRS 識別號： ISSN: 1063-8210 識別號： EISSN: 1557-9999 識別號： DOI: 10.1109/TVLSI.2011.2166092 識別號： CODEN: IEVSE9
顯示於類別:	[電機工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	18	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....