Interlaced switch boxes placement for three-dimensional FPGA architecture design

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/107600

請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/107600

題名:	Interlaced switch boxes placement for three-dimensional FPGA architecture design
作者:	許鈞瓏;Hsu, Chun-Lung;Huang, Yu-Sheng;Lee, Fong-Chao
貢獻者:	資訊電機學院電機工程學系
關鍵詞:	area-delay product;delay-power product;field programmable gate array;interlaced
日期:	2012-05-01
上傳時間:	2026-04-23 14:18:37 (UTC+8)
出版者:	John Wiley and Sons Ltd;Chichester, UK: John Wiley & Sons, Ltd
摘要:	摘要： SUMMARY Three‐dimensional (3D) field programmable gate array (FPGA) has evoked significant interest in wire‐length reduction for routing requirement. However, the complex design of the 3D switch boxes will limit the performance improvement and suffer from the area efficiency problems. This paper proposed a systematic graph model (SGM) for 3D switch boxes design to simplify the design process and reduce the storage memory for path programming. An interlaced 3D switch boxes and two‐dimensional (2D) switch boxes placement topology is also presented in this paper to design the 3D FPGA architecture for area efficiency purpose. The 3D place and route tool and TSMC 0.18‐µm CMOS process parameters are used to support building the experimental flow for verification. Performance evaluation shows that about 50% storage memory reduction can be obtained by using the proposed SGM‐based switch design approach. Additionally, compared with conventional architectures of 2D FPGA, the proposed scheme based on interlaced switch boxes placement approach can approximately achieve 20% delay‐power product improvement and 43% area‐delay product reduction. Copyright © 2010 John Wiley & Sons, Ltd. A 3D FPGA architecture design with interlaced S2D‐boxes and S3Dboxes placement for performance efficiency is introduced (see Fig.). The proposed architecture based on interlaced switch boxes placement approach can approximately achieve 20% delay‐power product improvement and 43% area‐delay product reduction. Copyright © 2010 John Wiley & Sons, Ltd. 其他題名： Int. J. Circ. Theor. Appl 出版者： Chichester, UK: John Wiley & Sons, Ltd 出版日期： 2012-05 出處： International journal of circuit theory and applications, 2012-05, Vol.40 (5), p.489-502 資源來源： Wiley Online Library 版權： Copyright © 2010 John Wiley & Sons, Ltd. 識別號： ISSN: 0098-9886 識別號： EISSN: 1097-007X 識別號： DOI: 10.1002/cta.739
顯示於類別:	[電機工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	9	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....