鄰近類別 研究計畫 [1105/1105] 考古題 [73/73] 類別統計 近3年內發表的文件: 0(0.00%) 含全文筆數: 230(100.00%) 文件下載次數統計 下載大於0次: 230(100.00%) 下載大於100次: 230(100.00%) 檔案下載總次數: 93545(20.51%) 最後更新時間: 2024-11-21 18:53 上傳排行 資料載入中..... 下載排行 資料載入中..... 最近上傳 Indications of Suppression of Excit... Zn-Diffusion InAs Photodiodes on a ... Velocity control realisation for a ... Tunable high resistance voltage-con... T-S Fuzzy Model Based H(infinity) F... Triband Inverted-F Antenna With Sta... Thermoelectric Properties of Double... Theory of spin blockade, charge rat... The Influence of a Piezoelectric Fi... THE IMPEDANCE BASED FUZZY LOGIC CON...

跳至: (選擇年份) 2024 2023 2022 2021 2020 2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 2002 2001 2000 1999 1998 1997 1996 1995 1994 1993 1992 1991 1990 1985 1980 1975 1970 1960 1950 (選擇月份) January February March April May June July August September October November December 或輸入年份:

由新到舊排序 由最舊的開始

顯示項目1-10 / 230. (共23頁) 1 2 3 4 5 6 7 8 9 10 > >> 每頁顯示[10|25|50]項目

日期	題名	作者
2011	0.5-6 GHz low-voltage low-power mixer using a modified cascode topology in 0.18 mu m CMOS technology	Liang,KH; Chang,HY
2011	A 0.18-mu m Dual-Gate CMOS Device Modeling and Applications for RF Cascode Circuits	Chang,HY; Liang,KH
2011	A 0.5-V 0.42.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip	Cheng,KH; Tsai,YC; Lo,YL; Huang,JS
2011	A 0.77 ps RMS Jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique	Cheng,KH; Hung,CL; Chang,CH
2011	A 5.5-GHz 1-mW Full-Modulus-Range Programmable Frequency Divider in 90-nm CMOS Process	Lin,CS; Chien,TH; Wey,CL
2011	A 6-GHz Built-in Jitter Measurement Circuit Using Multiphase Sampler	Cheng,KH; Liu,JC; Huang,HY; Li,YL; Jhu,YJ
2011	A Controller Design for Color Active-Matrix Displays Using Electrophoretic Inks and Color Filters	Lu,CM; Wey,CL
2011	A Controller Design for Micro-Capsule Active Matrix Electrophoretic Displays	Lu,CM; Wey,CL
2011	A Course in Simulation and Demonstration of Humanoid Robot Motion	Liu,HY; Wang,WJ; Wang,RJ
2011	A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors With Rescheduling	Tsai,PY; Lin,CY

顯示項目1-10 / 230. (共23頁) 1 2 3 4 5 6 7 8 9 10 > >> 每頁顯示[10|25|50]項目