A 0.5-V 0.42.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/52011

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/52011

题名:	A 0.5-V 0.42.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip
作者:	Cheng,KH;Tsai,YC;Lo,YL;Huang,JS
贡献者:	電機工程學系
关键词:	CMOS CIRCUIT TECHNIQUE;LOW-VOLTAGE;PLL;GENERATION;BANDWIDTH;DESIGN;POWER;DLL
日期:	2011
上传时间:	2012-03-28 10:13:14 (UTC+8)
出版者:	國立中央大學
摘要:	A phase-locked loop (PLL) is proposed for low-voltage applications. A new charge pump (CP) circuit, using gate switches affords low leakage current and high speed operation. A low-voltage voltage-controlled oscillator (LV-VCO) composed of 4-stage delay cells and a low-voltage segmented current mirror (LV-SCM) achieves low voltage-controlled oscillator gain (K(VCO)), a wide tuning range, and good linearity. A LV-SCM generates more current with small area by switching the body rather than the gate. The PLL is implemented in standard 90-nm CMOS with regular V(T) (RVT) devices. Its output jitter is 2.22 ps (rms), which is less than 0.5% of the output period. The phase noise is -87 dBc/Hz at 1-MHz offset from a 2.24-GHz center frequency. Total power dissipation at 2.24-GHz output frequency, and with 0.5-V power supply is 2.08 mW(excluding the buffers). The core area is 0.074 mm(2).
關聯:	IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
显示于类别:	[電機工程學系] 期刊論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	1555	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing