Automatic IP Generation of FFT/IFFT Processors with Word-Length Optimization for MIMO-OFDM Systems

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/52036

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/52036

Title:	Automatic IP Generation of FFT/IFFT Processors with Word-Length Optimization for MIMO-OFDM Systems
Authors:	Tsai,PY;Chen,CW;Huang,MY
Contributors:	電機工程學系
Keywords:	FFT PROCESSOR;HIGH-SPEED;UWB APPLICATIONS;DESIGN;CORES;IMPLEMENTATION;COST;CHIP
Date:	2011
Issue Date:	2012-03-28 10:13:51 (UTC+8)
Publisher:	國立中央大學
Abstract:	A systematic approach is presented for automatically generating variable-size FFT/IFFT soft intellectual property (IP) cores for MIMO-OFDM systems. The finite-precision effect in an FFT processor is first analyzed, and then an effective word-length searching algorithm is proposed and incorporated in the proposed IP generator. From the comparison, we show that our analysis of the finite precision effect in FFT is much more accurate than the previous work. With the flexible architecture and the effective word-length searching techniques, we can strike a good balance for the performance and the hardware cost of the generated IP cores. The generated FFT soft IP cores are portable and independent of the silicon technology, which helps to greatly reduce the design time. Experimental results demonstrate that the proposed IP generator indeed provides FFT IPs which meet the requirements and are more suitable in recent MIMO-OFDM communication standards/drafts than some conventional FFT IP generators.
Relation:	EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	373	View/Open

社群 sharing